summaryrefslogtreecommitdiffstats
path: root/drivers/clk/mediatek/clk-mt8173.c
Commit message (Expand)AuthorAgeFilesLines
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner2019-05-301-9/+1
* clk: mediatek: correct cpu clock name for MT8173 SoCSeiya Wang2019-02-261-2/+2
* clk: mediatek: export cpu multiplexer clock for MT8173 SoCsSean Wang2017-06-191-0/+23
* clk: mediatek: clk-mt8173: Unmap region obtained by of_iomapArvind Yadav2016-09-211-1/+3
* clk: mediatek: remove hdmitx_dig_cts from TOP clocksPhilipp Zabel2016-05-061-1/+0
* clk: mediatek: Add hdmi_ref HDMI PHY PLL reference clock outputPhilipp Zabel2016-05-061-0/+5
* clk: mediatek: make dpi0_sel propagate rate changesPhilipp Zabel2016-05-061-1/+5
* clk: mediatek: Add USB clock support in MT8173 APMIXEDSYSJames Liao2015-10-011-0/+47
* clk: mediatek: Add subsystem clocks of MT8173James Liao2015-10-011-0/+267
* clk: mediatek: Fix rate and dependency of MT8173 clocksJames Liao2015-10-011-6/+13
* clk: mediatek: Add __initdata and __init for data and functionsJames Liao2015-10-011-3/+3
* clk: mediatek: Remove unused code from MT8173.James Liao2015-10-011-2/+0
* clk: mediatek: Removed unused dpi_ck clock from MT8173James Liao2015-10-011-1/+0
* clk: mediatek: add 13mhz clock for MT8173Joe.C2015-10-011-0/+5
* Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-281-0/+1
|\
| * clk: mediatek: Properly include clk.hStephen Boyd2015-07-201-0/+1
* | clk: mediatek: Add MT8173 MMPLL change rate supportJames Liao2015-07-281-3/+21
* | clk: mediatek: mt8173: Fix enabling of critical clocksSascha Hauer2015-07-061-5/+21
|/
* clk: mediatek: Fix apmixedsys clock registrationJames Liao2015-06-041-1/+1
* clk: mediatek: Add basic clocks for Mediatek MT8173.James Liao2015-05-051-0/+830
OpenPOWER on IntegriCloud