Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: actions: Add S900 SoC clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+734 |
* | clk: actions: Add pll clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+287 |
* | clk: actions: Add composite clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+324 |
* | clk: actions: Add fixed factor clock support | Manivannan Sadhasivam | 2018-04-06 | 1 | -0/+28 |
* | clk: actions: Add factor clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+306 |
* | clk: actions: Add divider clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+170 |
* | clk: actions: Add mux clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+122 |
* | clk: actions: Add gate clock support | Manivannan Sadhasivam | 2018-04-06 | 3 | -0/+151 |
* | clk: actions: Add common clock driver support | Manivannan Sadhasivam | 2018-04-06 | 4 | -0/+137 |