| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | ARM: cache: add extra feature enable for tauros2 | Chao Xie | 2012-08-16 | 1 | -1/+4 |
| | | | | | | | | | The extra feature may be used by SOCs are prefetch, burst8, write buffer coalesce Signed-off-by: Chao Xie <xiechao.mail@gmail.com> Signed-off-by: Haojian Zhuang <haojian.zhuang@gmail.com> | ||||
| * | ARM: Add Tauros2 L2 cache controller support | Lennert Buytenhek | 2009-11-27 | 1 | -0/+11 |
| Support for the Tauros2 L2 cache controller as used with the PJ1 and PJ4 CPUs. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com> Signed-off-by: Saeed Bishara <saeed@marvell.com> Signed-off-by: Nicolas Pitre <nico@marvell.com> | |||||
 |
index : blackbird-op-linux | |
| Blackbird™ Linux sources for OpenPOWER | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|