summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_bios.c
diff options
context:
space:
mode:
authorVille Syrjälä <ville.syrjala@linux.intel.com>2013-12-09 18:54:14 +0200
committerDaniel Vetter <daniel.vetter@ffwll.ch>2013-12-11 23:52:14 +0100
commit91dbe5fb77a2afea04a52b432cfb4529d72096d1 (patch)
treeb80650753f864604f18c9c2c758e3da6cd611fec /drivers/gpu/drm/i915/intel_bios.c
parentb1c560d13d1aab194b467ca33d0be6ca6e829ee5 (diff)
downloadblackbird-op-linux-91dbe5fb77a2afea04a52b432cfb4529d72096d1.tar.gz
blackbird-op-linux-91dbe5fb77a2afea04a52b432cfb4529d72096d1.zip
drm/i915: Change N divider minimum from 3 to 2 for gen2
Bruno Prémont has a 855 machine with a 1400x1050 LVDS screen. The VBT mode is as follows: 0:"1400x1050" 0 108000 1400 1416 1528 1688 1050 1051 1054 1066 0x8 0xa The BIOS uses the following DPLL settings: DPLL = 0x90020000 FP0 = 0x2140e FP1 = 0x21207 We can't generate that pixel clock currently as we're limiting the N divider to at least 3, whereas the BIOS uses a value of 2. Let's reduce the N minimum to 2 and see what happens. Cc: Bruno Prémont <bonbons@linux-vserver.org> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Tested-by: Bruno Prémont <bonbons@linux-vserver.org> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_bios.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud