summaryrefslogtreecommitdiffstats
path: root/arch/arm
diff options
context:
space:
mode:
authorLubomir Rintel <lkundrak@v3.sk>2019-08-08 22:24:57 +0200
committerLubomir Rintel <lkundrak@v3.sk>2019-10-17 16:36:10 +0200
commitb513d3ff267d5d8d518cdf4e434d77608aa6b11d (patch)
tree683eafe08c42500903037629b1791c5db1dc565b /arch/arm
parent54ecb8f7028c5eb3d740bb82b0f1d90f2df63c5c (diff)
downloadblackbird-op-linux-b513d3ff267d5d8d518cdf4e434d77608aa6b11d.tar.gz
blackbird-op-linux-b513d3ff267d5d8d518cdf4e434d77608aa6b11d.zip
ARM: l2c: add definition for FWA in PL310 aux register
The PL310 also has a "Force write allocate" bits in the Auxiliary Control Register. Signed-off-by: Lubomir Rintel <lkundrak@v3.sk>
Diffstat (limited to 'arch/arm')
-rw-r--r--arch/arm/include/asm/hardware/cache-l2x0.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/include/asm/hardware/cache-l2x0.h b/arch/arm/include/asm/hardware/cache-l2x0.h
index 32edfadb1593..a6d4ee86ba54 100644
--- a/arch/arm/include/asm/hardware/cache-l2x0.h
+++ b/arch/arm/include/asm/hardware/cache-l2x0.h
@@ -118,6 +118,8 @@
#define L310_AUX_CTRL_STORE_LIMITATION BIT(11) /* R2P0+ */
#define L310_AUX_CTRL_EXCLUSIVE_CACHE BIT(12)
#define L310_AUX_CTRL_ASSOCIATIVITY_16 BIT(16)
+#define L310_AUX_CTRL_FWA_SHIFT 23
+#define L310_AUX_CTRL_FWA_MASK (3 << 23)
#define L310_AUX_CTRL_CACHE_REPLACE_RR BIT(25) /* R2P0+ */
#define L310_AUX_CTRL_NS_LOCKDOWN BIT(26)
#define L310_AUX_CTRL_NS_INT_CTRL BIT(27)
OpenPOWER on IntegriCloud