summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/arm/arch_timer.txt
diff options
context:
space:
mode:
authorMarc Zyngier <marc.zyngier@arm.com>2012-01-19 13:53:50 +0000
committerMarc Zyngier <marc.zyngier@arm.com>2012-04-27 13:35:34 +0100
commit0075242b3a2f78901172aaadf73beed762a1f02f (patch)
tree18a33963355c7dcbba0d6420c2fbefe430ef7907 /Documentation/devicetree/bindings/arm/arch_timer.txt
parent3f61c80eb7dff0fb35beb8068852d3fc902315a6 (diff)
downloadblackbird-op-linux-0075242b3a2f78901172aaadf73beed762a1f02f.tar.gz
blackbird-op-linux-0075242b3a2f78901172aaadf73beed762a1f02f.zip
ARM: architected timers: add DT support
Add runtime DT support and documentation for the Cortex A7/A15 architected timers. Signed-off-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Diffstat (limited to 'Documentation/devicetree/bindings/arm/arch_timer.txt')
-rw-r--r--Documentation/devicetree/bindings/arm/arch_timer.txt27
1 files changed, 27 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/arch_timer.txt b/Documentation/devicetree/bindings/arm/arch_timer.txt
new file mode 100644
index 000000000000..52478c83d0cc
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/arch_timer.txt
@@ -0,0 +1,27 @@
+* ARM architected timer
+
+ARM Cortex-A7 and Cortex-A15 have a per-core architected timer, which
+provides per-cpu timers.
+
+The timer is attached to a GIC to deliver its per-processor interrupts.
+
+** Timer node properties:
+
+- compatible : Should at least contain "arm,armv7-timer".
+
+- interrupts : Interrupt list for secure, non-secure, virtual and
+ hypervisor timers, in that order.
+
+- clock-frequency : The frequency of the main counter, in Hz. Optional.
+
+Example:
+
+ timer {
+ compatible = "arm,cortex-a15-timer",
+ "arm,armv7-timer";
+ interrupts = <1 13 0xf08>,
+ <1 14 0xf08>,
+ <1 11 0xf08>,
+ <1 10 0xf08>;
+ clock-frequency = <100000000>;
+ };
OpenPOWER on IntegriCloud