1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/* * (C) Copyright 2010,2011 * NVIDIA Corporation <www.nvidia.com> * * SPDX-License-Identifier: GPL-2.0+ */ #ifndef _TEGRA20_H_ #define _TEGRA20_H_ #define NV_PA_SDRAM_BASE 0x00000000 #include <asm/arch-tegra/tegra.h> #define TEGRA_USB1_BASE 0xC5000000 #define BCT_ODMDATA_OFFSET 4068 /* 12 bytes from end of BCT */ #define MAX_NUM_CPU 2 #endif /* TEGRA20_H */