summaryrefslogtreecommitdiffstats
path: root/arch/arm/include/asm/arch-omap5/sata.h
blob: 2ca89477305f1c3255b6f08bfbd0791fdd2d15b8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
/*
 * SATA Wrapper Register map
 *
 * (C) Copyright 2013
 * Texas Instruments, <www.ti.com>
 *
 * SPDX-License-Identifier:     GPL-2.0+
 */

#ifndef _TI_SATA_H
#define _TI_SATA_H

/* SATA Wrapper module */
#define TI_SATA_WRAPPER_BASE		(OMAP54XX_L4_CORE_BASE + 0x141100)
/* SATA PHY Module */
#define TI_SATA_PLLCTRL_BASE		(OMAP54XX_L4_CORE_BASE + 0x96800)

/* SATA Wrapper register offsets */
#define TI_SATA_SYSCONFIG			0x00
#define TI_SATA_CDRLOCK				0x04

/* Register Set */
#define TI_SATA_SYSCONFIG_OVERRIDE0		(1 << 16)
#define TI_SATA_SYSCONFIG_STANDBY_MASK		(0x3 << 4)
#define TI_SATA_SYSCONFIG_IDLE_MASK		(0x3 << 2)

/* Standby modes */
#define TI_SATA_STANDBY_FORCE			0x0
#define TI_SATA_STANDBY_NO			(0x1 << 4)
#define TI_SATA_STANDBY_SMART_WAKE		(0x3 << 4)
#define TI_SATA_STANDBY_SMART			(0x2 << 4)

/* Idle modes */
#define TI_SATA_IDLE_FORCE			0x0
#define TI_SATA_IDLE_NO				(0x1 << 2)
#define TI_SATA_IDLE_SMART_WAKE			(0x3 << 2)
#define TI_SATA_IDLE_SMART			(0x2 << 2)

#ifdef CONFIG_SCSI_AHCI_PLAT
int omap_sata_init(void);
#else
static inline int omap_sata_init(void)
{
	return 0;
}
#endif /* CONFIG_SCSI_AHCI_PLAT */

#endif /* _TI_SATA_H */
OpenPOWER on IntegriCloud