summaryrefslogtreecommitdiffstats
path: root/drivers/ddr/altera/sequencer.c
Commit message (Expand)AuthorAgeFilesLines
* ddr: altera: Zap rw_mgr_mem_calibrate_read_test_patterns_all_ranks()Marek Vasut2015-08-081-9/+2
* ddr: altera: Minor rw_mgr_mem_calibrate_read_load_patterns() cleanupMarek Vasut2015-08-081-6/+14
* ddr: altera: Extract Centering DQ/DQS from rw_mgr_mem_calibrate_vfifo()Marek Vasut2015-08-081-27/+57
* ddr: altera: Extract DQS enable calibration from rw_mgr_mem_calibrate_vfifo()Marek Vasut2015-08-081-3/+29
* ddr: altera: Extract guaranteed write from rw_mgr_mem_calibrate_vfifo()Marek Vasut2015-08-081-22/+54
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 7Marek Vasut2015-08-081-8/+6
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 6Marek Vasut2015-08-081-20/+14
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 5Marek Vasut2015-08-081-7/+6
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 4Marek Vasut2015-08-081-40/+41
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 3Marek Vasut2015-08-081-19/+19
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 2Marek Vasut2015-08-081-29/+27
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 1Marek Vasut2015-08-081-4/+12
* ddr: altera: Minor clean up of rw_mgr_mem_initialize()Marek Vasut2015-08-081-3/+8
* ddr: altera: Internal mem_calibrate() cleanup part 6Marek Vasut2015-08-081-1/+5
* ddr: altera: Internal mem_calibrate() cleanup part 5Marek Vasut2015-08-081-45/+53
* ddr: altera: Internal mem_calibrate() cleanup part 4Marek Vasut2015-08-081-10/+12
* ddr: altera: Internal mem_calibrate() cleanup part 3Marek Vasut2015-08-081-22/+15
* ddr: altera: Internal mem_calibrate() cleanup part 2Marek Vasut2015-08-081-33/+24
* ddr: altera: Internal mem_calibrate() cleanup part 1Marek Vasut2015-08-081-23/+17
* ddr: altera: Trivial mem_calibrate() indent cleanupMarek Vasut2015-08-081-120/+129
* ddr: altera: Minor clean up of mem_skip_calibrate()Marek Vasut2015-08-081-8/+11
* ddr: altera: Clean up set_rank_and_odt_mask() part 3Marek Vasut2015-08-081-14/+20
* ddr: altera: Clean up set_rank_and_odt_mask() part 2Marek Vasut2015-08-081-11/+9
* ddr: altera: Clean up set_rank_and_odt_mask() part 1Marek Vasut2015-08-081-12/+11
* ddr: altera: Clean up mem_precharge_and_activate()Marek Vasut2015-08-081-8/+11
* ddr: altera: Clean up mem_config()Marek Vasut2015-08-081-38/+29
* ddr: altera: Clean up phy_mgr_initialize()Marek Vasut2015-08-081-16/+21
* ddr: altera: Clean up run_mem_calibrate()Marek Vasut2015-08-081-22/+34
* ddr: altera: Rename initialize() to phy_mgr_initialize()Marek Vasut2015-08-081-2/+2
* ddr: altera: Init my_param and my_gblMarek Vasut2015-08-081-10/+3
* ddr: altera: Rework initialize_tracking()Marek Vasut2015-08-081-53/+35
* ddr: altera: Fix ad-hoc iterative division implementationMarek Vasut2015-08-081-9/+2
* ddr: altera: Minor clean up of set_jump_as_return()Marek Vasut2015-08-081-4/+8
* ddr: altera: Factor out common codeMarek Vasut2015-08-081-99/+76
* ddr: altera: Factor out instruction loading from rw_mgr_mem_initialize()Marek Vasut2015-08-081-37/+37
* ddr: altera: Clean up scc_mgr_apply_group_all_out_delay_add_all_ranks()Marek Vasut2015-08-081-9/+13
* ddr: altera: Internal scc_mgr_apply_group_all_out_delay_add() cleanup part 2Marek Vasut2015-08-081-26/+24
* ddr: altera: Internal scc_mgr_apply_group_all_out_delay_add() cleanup part 1Marek Vasut2015-08-081-35/+9
* ddr: altera: Clean up scc_mgr_zero_group()Marek Vasut2015-08-081-18/+21
* ddr: altera: Clean up scc_mgr_zero_all()Marek Vasut2015-08-081-8/+9
* ddr: altera: Extract scc_mgr_set_hhp_extras()Marek Vasut2015-08-081-4/+4
* ddr: altera: Clean up scc_mgr_set_hhp_extras()Marek Vasut2015-08-081-15/+22
* ddr: altera: Clean up scc_mgr_*_delay() argsMarek Vasut2015-08-081-18/+14
* ddr: altera: Clean up scc_mgr_apply_group_dq_out1_delay()Marek Vasut2015-08-081-9/+12
* ddr: altera: Clean up scc_mgr_set_oct_out1_delay()Marek Vasut2015-08-081-9/+14
* ddr: altera: Clean up scc_set_bypass_mode()Marek Vasut2015-08-081-11/+14
* ddr: altera: Clean up scc_mgr_load_dqs_for_write_group()Marek Vasut2015-08-081-11/+15
* ddr: altera: Implement universal scc_mgr_set_all_ranks()Marek Vasut2015-08-081-53/+42
* ddr: altera: Shuffle around scc_mgr_set_*all_ranks()Marek Vasut2015-08-081-11/+8
* ddr: altera: Clean up scc_mgr_initialize()Marek Vasut2015-08-081-4/+10
OpenPOWER on IntegriCloud