summaryrefslogtreecommitdiffstats
path: root/board/freescale/p2020ds
Commit message (Expand)AuthorAgeFilesLines
* powerpc/85xx: don't display address map size (32-bit vs. 36-bit) during bootTimur Tabi2012-04-241-6/+2
* powerpc/85xx: Fix P2020DS bootingKumar Gala2011-10-181-0/+12
* punt unused clean/distclean targetsMike Frysinger2011-10-151-6/+0
* powerpc/mpc8xxx: Merge entries in DDR speed tableYork Sun2011-10-091-49/+56
* powerpc/mpc85xx: Display a warning for unsupported DDR data ratesYork Sun2011-07-111-0/+6
* tsec: Convert tsec to use PHY LibAndy Fleming2011-04-201-0/+7
* powerpc/85xx: Enable eSDHC boot support on P2020 DSJerry Huang2011-04-041-1/+12
* powerpc/8xxx: Refactor fsl_ddr_get_spd into common code from boardKumar Gala2011-04-041-19/+0
* powerpc/8xxx: Replace fsl_ddr_get_mem_data_rate with get_ddr_freq()Kumar Gala2011-04-041-5/+0
* powerpc: Move cpu specific lmb reserve to arch_lmb_reserveKumar Gala2011-04-041-9/+1
* powerpc/85xx: Add eSDHC support on P2020DSJerry Huang2011-04-041-0/+13
* powerpc/85xx: Move RESET_VECTOR_ADDRESS into config.hKumar Gala2011-01-191-26/+0
* powerpc/85xx: Rework P2020DS pci_init_board to use common FSL PCIe codeKumar Gala2011-01-142-111/+2
* mpc85xx boards: initdram() cleanup/bugfixBecky Bruce2011-01-141-27/+7
* powerpc/85xx: Cleanup SGMII detection and reportingKumar Gala2011-01-141-8/+6
* powerpc/8xxx: Replace is_fsl_pci_cfg with is_serdes_configuredKumar Gala2011-01-141-3/+4
* hwconfig: Fix dummy initialization of {board, cpu}_hwconfigKumar Gala2010-11-301-3/+0
* Switch from archive libraries to partial linkingSebastien Carlier2010-11-171-2/+2
* mpc85xx: Fix SERDES/eTSEC message indentationPeter Tyser2010-11-141-2/+2
* fsl: Clean up printing of PCI boot infoPeter Tyser2010-11-141-12/+12
* Makefile: move all Power Architecture boards into boards.cfgWolfgang Denk2010-10-181-4/+0
* Rename TEXT_BASE into CONFIG_SYS_TEXT_BASEWolfgang Denk2010-10-181-2/+2
* Fix parameters to support RDIMM for P2020DSYork Sun2010-08-311-2/+2
* powerpc/p2020ds: Integrated with P2020DS DDR change and enabled hwconfigyork2010-07-262-31/+32
* powerpc/p2020: Move INIT_RAM_ADDR physical address higher for 36-bit for P2020DSyork2010-07-261-4/+4
* powerpc/85xx & 86xx: Rework ft_fsl_pci_setup to not require aliasesKumar Gala2010-07-201-10/+3
* Move ICS CLK chip frequency calculation code into a common board libraryKumar Gala2010-07-161-149/+0
* p2020ds: add alternate boot bank support using the ngPIXIS FPGATimur Tabi2010-04-071-35/+20
* fsl: improve the PIXIS code and fix a few bugsTimur Tabi2010-04-071-1/+0
* PCIe, USB: Replace 'end point' references with 'endpoint'Peter Tyser2010-01-171-3/+3
* ppc/85xx: Map boot page guarded for MP bootKumar Gala2010-01-051-1/+1
* ppc/85xx: Make flash TLB entry determined at runtime on FSL boardsKumar Gala2010-01-051-1/+1
* ppc/85xx: Move to using fsl_setup_hose on P2020 DSKumar Gala2010-01-051-7/+5
* Revert "ppc/85xx/pci: fsl_pci_init: pcie agent mode support"Kumar Gala2009-11-041-3/+3
* ppc/85xx/pci: fsl_pci_init: pcie agent mode supportVivek Mahajan2009-10-271-3/+3
* ppc/85xx: Clean up use of LAWAR definesKumar Gala2009-09-241-3/+3
* ppc/85xx: Clean up p2020ds PCI setup codeKumar Gala2009-09-241-117/+33
* ppc/85xx: Introduce RESET_VECTOR_ADDRESS to handle non-standard link addressKumar Gala2009-09-091-0/+2
* ppc/8xxx: Refactor code to determine if PCI is enabled & agent/hostKumar Gala2009-09-081-8/+6
* 85xx: Move to a common linker scriptKumar Gala2009-08-281-143/+0
* 85xx: Remove redudant PLATFORM_CPPFLAGSKumar Gala2009-08-281-4/+0
* pci/fsl_pci_init: Fold fsl_pci_setup_inbound_windows into fsl_pci_initKumar Gala2009-08-281-9/+0
* pci/fsl_pci_init: Fold pci_setup_indirect into fsl_pci_initKumar Gala2009-08-281-10/+3
* 85xx/86xx: Replace in8/out8 with in_8/out_8 on FSL boardsKumar Gala2009-07-221-8/+14
* 85xx: Report which "bank" of NOR flash we are booting from on FSL boardsKumar Gala2009-07-221-3/+20
* 85xx: Add pci e1000 Ethernet support for P2020 boardRoy Zang2009-06-301-1/+2
* 85xx: Add P2020DS supportSrikanth Srinivasan2009-06-127-0/+1130
OpenPOWER on IntegriCloud