summaryrefslogtreecommitdiffstats
path: root/board/freescale/p1_p2_rdb/ddr.c
Commit message (Expand)AuthorAgeFilesLines
* 85xx/p1_p2_rdb: Modify the CLK_CTRL value for DDR at 667MHzPoonam Aggrwal2010-06-291-1/+1
* 85xx/p1_p2_rdb: Fixing DDR configuration for 800MHz data ratePoonam Aggrwal2009-10-271-2/+2
* 85xx/p1_p2rdb: Fix crash while configuring 32 bit DDR i/f for P1020RDB.Poonam Aggrwal2009-10-271-8/+8
* ppc/85xx: 32bit DDR changes for P1020/P1011Poonam Aggrwal2009-09-241-5/+24
* ppc/8xxx: Remove ddr_pd_cntl register since it doesn't existKumar Gala2009-09-081-5/+0
* 85xx: Add support for P2020RDB boardPoonam Aggrwal2009-08-281-0/+243
OpenPOWER on IntegriCloud