summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* rockchip: rk3036: Add a simple syscon driverhuang lin2015-12-012-1/+22
* rockchip: rk3036: Add Soc reset driverhuang lin2015-12-012-0/+55
* rockchip: rk3036: Add header files for GRFhuang lin2015-12-011-0/+493
* rockchip: rk3036: Add clock driverhuang lin2015-12-011-0/+168
* rockchip: Bring in RK3036 device tree file includes and bindingshuang lin2015-12-011-0/+427
* rockchip: add config decide whether to build common.chuang lin2015-12-011-1/+1
* rockchip: rename board-spl.c to rk3288-board-spl.chuang lin2015-12-012-1/+1
* rockchip: move SYS_MALLOC_F_LEN to rk3288 own Kconfighuang lin2015-12-012-3/+3
* rockchip: add timer driverhuang lin2015-12-014-19/+73
* dm: pci: Disable PCI compatibility functions by defaultSimon Glass2015-12-012-0/+4
* dm: tegra: pci: Convert tegra boards to driver model for PCISimon Glass2015-12-012-0/+5
* ARM: tegra: refactor common Kconfig optionsStephen Warren2015-12-011-18/+20
* x86: tsc: Move tsc_timer.c to drivers/timerBin Meng2015-12-012-390/+0
* x86: tsc: Remove legacy timer codesBin Meng2015-12-015-80/+0
* x86: Convert to use driver model timerBin Meng2015-12-0118-39/+32
* x86: tsc: Add driver model timer supportBin Meng2015-12-011-0/+65
* x86: tsc: Use notrace from <linux/compiler.h>Bin Meng2015-12-011-3/+3
* x86: Remove MIN_PORT80_KCLOCKS_DELAYBin Meng2015-12-012-20/+0
* timer: sandbox: Use device tree to pass the clock frequencyBin Meng2015-12-011-0/+1
* Merge branch 'master' of git://git.denx.de/u-boot-atmelTom Rini2015-11-3014-63/+406
|\
| * arm: at91/spl: atmel_sfr: move saic redirect to separate fileWenyou Yang2015-11-305-15/+25
| * arm: at91/spl: matrix: use matrix slave id macrosWenyou Yang2015-11-302-9/+34
| * arm: at91/spl: matrix: remove security peripheral select codeWenyou Yang2015-11-301-9/+0
| * arm: at91/spl: matrix: remove matrix write protection codeWenyou Yang2015-11-301-8/+0
| * arm: at91/spl: matrix: move matrix init to separate fileWenyou Yang2015-11-303-43/+52
| * arm: atmel: Add SAMA5D2 Xplained boardWenyou Yang2015-11-307-6/+274
| * gpio: atmel: Add the PIO4 driver supportWenyou Yang2015-11-301-0/+48
* | Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini2015-11-3032-88/+783
|\ \
| * | armv8: fsl-layerscape: Fix early MMU table for nand bootYork Sun2015-11-301-0/+4
| * | armv8: ls2085a: Add workaround of errata A009635Prabhakar Kushwaha2015-11-305-0/+81
| * | armv8: fsl-layerscape: Fix "cpu release" commandYork Sun2015-11-301-0/+6
| * | armv8/layerscape: Update MMU table with execute-never bitsAlison Wang2015-11-304-31/+56
| * | drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3York Sun2015-11-301-0/+7
| * | armv8/ls1043ardb: add USB supportGong Qianyu2015-11-301-3/+3
| * | armv8/ls1043ardb: add DSPI supportGong Qianyu2015-11-302-0/+45
| * | armv8/ls1043aqds: dts: add dtb supportGong Qianyu2015-11-302-1/+126
| * | armv8/ls1043aqds: add LS1043AQDS board supportShaohui Xie2015-11-302-0/+10
| * | armv8/ls1043ardb: dts: add dtb supportGong Qianyu2015-11-303-0/+245
| * | armv8/fsl-layerscape: Remove reference to gdataGong Qianyu2015-11-301-2/+0
| * | pci/layerscape: add support for LS1043A PCIe LUT register accessMingkai Hu2015-11-304-0/+18
| * | armv8: ls2085a: Add support of LS2085A SoCPrabhakar Kushwaha2015-11-307-8/+23
| * | armv8: LS2080A: Rename LS2085A to reflect LS2080APrabhakar Kushwaha2015-11-3019-48/+71
| * | driver: net: fsl-mc: Add DPAA2 commands to manage MCPrabhakar Kushwaha2015-11-301-0/+61
| * | armv8: lsch3: Fix lane protocol parsing logicPrabhakar Kushwaha2015-11-301-2/+23
| * | arm: ls1021a: Ensure Generic Timer disabled before jumping into the OSAlison Wang2015-11-301-0/+10
| * | arm: ls1021a: Ensure LS1021 ARM Generic Timer CompareValue Set 64-bitAlison Wang2015-11-302-2/+3
| |/
* | Merge git://git.denx.de/u-boot-socfpgaTom Rini2015-11-307-0/+62
|\ \
| * | arm: socfpga: dts: Adding drvsel and smplsel to dtsChin Liang See2015-11-302-0/+4
| * | arm: socfpga: Repair SoCrates boardMarek Vasut2015-11-302-0/+12
| * | ARM: socfpga: rename the cyclone5 and arria5 base address fileDinh Nguyen2015-11-301-0/+0
OpenPOWER on IntegriCloud