summaryrefslogtreecommitdiffstats
path: root/arch/x86
Commit message (Expand)AuthorAgeFilesLines
* x86: ivybridge: Drop the Kconfig MRC cache informationSimon Glass2015-01-241-28/+0
* x86: config: Enable hook for saving MRC configurationSimon Glass2015-01-241-0/+5
* x86: Implement a cache for Memory Reference Code parametersSimon Glass2015-01-245-0/+464
* x86: dts: Add SPI flash MRC details for chromebook_linkSimon Glass2015-01-241-1/+14
* x86: Use ipchecksum from net/Simon Glass2015-01-244-97/+4
* x86: Fix various code format issues in start16.SBin Meng2015-01-231-10/+10
* x86: Test mtrr support flag before accessing mtrr msrBin Meng2015-01-233-2/+19
* x86: Save mtrr support flag in global dataBin Meng2015-01-232-6/+14
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for mtrr.cBin Meng2015-01-231-0/+2
* x86: Fix out of bounds irq handlers accessSebastien Ronsse2015-01-231-1/+1
* x86: Support ROMs on other archsSimon Glass2015-01-231-0/+2
* x86: coreboot: Configure pci memory regionsBin Meng2015-01-131-2/+28
* x86: Make chromebook_link the default board for corebootBin Meng2015-01-133-219/+217
* x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng2015-01-132-0/+17
* x86: Hide ROM chip size when CONFIG_X86_RESET_VECTOR is not selectedBin Meng2015-01-131-0/+2
* x86: Move CONFIG_X86_RESET_VECTOR and CONFIG_SYS_X86_START16 to KconfigBin Meng2015-01-131-0/+9
* x86: Allow a hardcoded TSC frequency provided by KconfigBin Meng2015-01-132-2/+26
* x86: coreboot: Set up timer base correctlyBin Meng2015-01-131-13/+20
* x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng2015-01-135-44/+14
* x86: Add an 'mtrr' command to list and adjust MTRRsSimon Glass2015-01-132-0/+139
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-135-13/+40
* x86: Disable CAR before relocation on platforms that need itSimon Glass2015-01-131-0/+8
* x86: ivybridge: Add a way to turn off the CARSimon Glass2015-01-131-0/+46
* x86: Commit the current MTRRs before relocationSimon Glass2015-01-131-0/+8
* x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass2015-01-131-0/+10
* x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass2015-01-131-0/+7
* x86: Add support for MTRRsSimon Glass2015-01-136-101/+187
* x86: ivybridge: Drop support for ROM cachingSimon Glass2015-01-131-25/+0
* x86: Tidy up VESA mode numbersSimon Glass2015-01-131-4/+7
* x86: Use cache, don't clear the display in video BIOSSimon Glass2015-01-131-3/+2
* x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass2015-01-131-1/+8
* x86: Drop RAMTOP KconfigSimon Glass2015-01-132-12/+0
* x86: Correct XIP_ROM_SIZESimon Glass2015-01-131-1/+1
* x86: crownbay: Add pci devices in the dts fileBin Meng2015-01-131-0/+81
* x86: Use ePAPR defined properties for x86-uartBin Meng2015-01-131-3/+2
* x86: Simplify the fsp hob access functionsBin Meng2015-01-125-100/+101
* pci: Make pci apis usable before relocationBin Meng2015-01-123-6/+5
* x86: Support pci bus scan in the early phaseBin Meng2015-01-121-0/+1
* x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng2015-01-121-0/+2
* x86: Clean up the board dts filesBin Meng2015-01-123-24/+7
* x86: Rename coreboot.dsti to serial.dtsiBin Meng2015-01-123-2/+2
* x86: Remove alex.dts in arch/x86/dtsBin Meng2015-01-122-25/+0
* x86: Clean up the FSP support codesBin Meng2014-12-1813-290/+279
* x86: Rename coreboot-serial to x86-serialBin Meng2014-12-181-1/+1
* x86: crownbay: Add SDHCI supportBin Meng2014-12-182-1/+48
* x86: crownbay: Add SPI flash supportBin Meng2014-12-182-1/+40
* x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng2014-12-184-5/+5
* x86: Add queensbay and crownbay Kconfig filesBin Meng2014-12-182-0/+92
* x86: Enable the queensbay cpu directory buildBin Meng2014-12-181-0/+1
* x86: ich6-gpio: Add Intel Tunnel Creek GPIO supportBin Meng2014-12-182-2/+15
OpenPOWER on IntegriCloud