summaryrefslogtreecommitdiffstats
path: root/arch/x86/cpu
Commit message (Expand)AuthorAgeFilesLines
* x86: Rename CONFIG_NO_X86_RESET_VECTOR to CONFIG_X86_RESET_VECTORSimon Glass2013-02-142-3/+3
* x86: Remove sc520 cpuSimon Glass2013-02-149-1106/+0
* x86: Move gd_addr into arch_global_dataSimon Glass2013-02-011-2/+2
* x86: Set up the global data pointer in C instead of asmSimon Glass2013-02-012-7/+3
* x86: drop unused code in coreboot.cStefan Reinauer2012-12-061-7/+0
* x86: Remove coreboot_ from file nameStefan Reinauer2012-12-062-2/+1
* x86: Provide a way to throttle port80 accessesVadim Bendebury2012-12-061-0/+21
* x86: Provide tick counter and frequency reference for Intel core architectureVadim Bendebury2012-12-061-0/+31
* x86: Issue SMI to finalize Coreboot in final stageDuncan Laurie2012-12-061-0/+4
* x86: Fix MTRR clear to detect which MTRR to useDuncan Laurie2012-12-061-4/+15
* x86: Emit port 80 post codes in show_boot_progress()Stefan Reinauer2012-12-061-0/+2
* x86: coreboot: Set CONFIG_ARCH_DEVICE_TREE correctlyGabe Black2012-12-061-0/+23
* x86: Add back cold- and warm-boot flagsGabe Black2012-12-062-1/+12
* x86: Override calculate_relocation_address to use the e820 mapGabe Black2012-12-061-6/+55
* x86: Ignore memory >4GB when parsing Coreboot tablesDuncan Laurie2012-12-061-0/+4
* x86: Clean up MTRR 7 right before jumping to the kernelStefan Reinauer2012-12-061-0/+18
* x86: Add basic cache operationsStefan Reinauer2012-12-062-72/+34
* x86: Fill in the dram info using the e820 map on coreboot/x86Gabe Black2012-12-061-0/+15
* x86: Enable coreboot timestamp facility support in u-boot.Vadim Bendebury2012-12-063-0/+66
* x86: Add a dummy implementation for timer_get_usGabe Black2012-11-302-1/+18
* x86: Add a default implementation for cleanup_before_linux()Gabe Black2012-11-301-0/+5
* x86: coreboot: Decode additional coreboot sysinfo tagsSimon Glass2012-11-301-22/+87
* x86: coreboot: Drop sysinfo.cStefan Reinauer2012-11-303-40/+8
* x86: coreboot: Implement recursively scanning PCI bussesGabe Black2012-11-281-3/+23
* x86: coreboot: Tell u-boot about PCI bus 0 when initializingGabe Black2012-11-281-0/+15
* x86: coreboot: Move non-board specific files to coreboot arch directoryStefan Reinauer2012-11-283-0/+119
* x86: Allow excluding reset vector code from u-bootGabe Black2012-11-282-2/+6
* x86: Put global data on the stackGraeme Russ2012-11-282-13/+60
* x86: Forward declare gd_tGraeme Russ2012-11-281-1/+1
* common: Discard the __u_boot_cmd sectionMarek Vasut2012-10-221-4/+0
* common: Add .u_boot_list into all linker filesMarek Vasut2012-10-221-0/+5
* sc520: fix build warning about unused temp varMike Frysinger2012-03-061-3/+2
* x86: Tweak IDT and GDT for alignment and readabilityGraeme Russ2012-01-042-13/+46
* x86: Create weak init_cache() and default enable_caches() functionsGraeme Russ2012-01-041-3/+15
* x86: Use fs for global dataGraeme Russ2012-01-042-23/+38
* x86: Simplify Flash-to-RAM code execution transitionGraeme Russ2012-01-041-16/+6
* x86: Rework Global Descriptor Table loadingGraeme Russ2012-01-041-29/+53
* x86: Remove GDR related magic numbersGraeme Russ2012-01-042-5/+6
* x86: Add infrastructure to extract an e820 table from the coreboot tablesGabe Black2011-12-191-1/+37
* x86: Import code from coreboot's libpayload to parse the coreboot tableGabe Black2011-12-194-0/+279
* x86: Initial commit for running as a coreboot payloadGabe Black2011-12-194-0/+148
* x86: Fix a few recently added bugsGabe Black2011-11-291-0/+1
* x86: Misc cleanupsGraeme Russ2011-11-291-2/+3
* x86: Misc PCI touchupsGraeme Russ2011-11-291-3/+1
* x86: Ensure IDT and GDT remain 16-byte aligned post relocationGraeme Russ2011-11-291-1/+1
* x86: Add multiboot headerGraeme Russ2011-11-291-0/+20
* sc520: Create arch asm-offsetsGraeme Russ2011-11-293-2/+49
* x86: Punt cold- and warm-boot flagsGraeme Russ2011-11-292-5/+0
* cosmetic: checkpatch cleanup of arch/x86/cpu/sc520/*.cGraeme Russ2011-11-295-87/+39
* cosmetic: checkpatch cleanup of arch/x86/cpu/*.cGraeme Russ2011-11-292-23/+30
OpenPOWER on IntegriCloud