summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu/armv7/zynq/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* ARM: zynq: Added efuse status register base addressSiva Durga Prasad Paladugu2014-05-141-0/+13
* zynq: Add support for U-BOOT SPLMichal Simek2014-02-191-2/+2
* zynq: Provide a framework to read clock frequenciesSoren Brinkmann2014-02-191-0/+2
* zynq: Enable dcache supportMichal Simek2014-02-191-0/+8
* arm: zynq : Revert TZ_DDR_RAM to secure.Radhey Shyam Pandey2013-11-061-2/+0
* arm: zynq: Do not remap OCM to high addressMichal Simek2013-11-061-2/+5
* zynq: Use arch_cpu_init() instead of lowlevel_init()Michal Simek2013-10-171-0/+6
* Coding Style cleanup: remove trailing white spaceWolfgang Denk2013-10-141-1/+1
* Add GPL-2.0+ SPDX-License-Identifier to source filesWolfgang Denk2013-07-241-17/+1
* arm: zynq: Add lowlevel initialization to CMichal Simek2013-02-071-1/+25
* arm: zynq: Add SLCR support with system resetMichal Simek2013-02-071-0/+2
* arm: Support new Xilinx Zynq platformMichal Simek2012-10-041-0/+31
OpenPOWER on IntegriCloud