summaryrefslogtreecommitdiffstats
path: root/board/tb0229/memsetup.S
diff options
context:
space:
mode:
authorwdenk <wdenk>2004-02-07 01:27:10 +0000
committerwdenk <wdenk>2004-02-07 01:27:10 +0000
commitf4863a7aec41f1f78fe93eade700b15b287a5ef7 (patch)
tree12822de96f90354447a6b7a7f36bbc06f46cc57e /board/tb0229/memsetup.S
parentba56f625767d058b0e05a22729de13be5e0f6334 (diff)
downloadblackbird-obmc-uboot-f4863a7aec41f1f78fe93eade700b15b287a5ef7.tar.gz
blackbird-obmc-uboot-f4863a7aec41f1f78fe93eade700b15b287a5ef7.zip
* Patch by liang a lei, 9 Jan 2004:
Fix Intel 28F128J3 ID in include/flash.h * Patch by Masami Komiya, 09 Jan 2004: add support for TB0229 board (NEC VR4131 MIPS processor) * Patch by Leon Kukovec, 12 Dec 2003: changed extern __inline__ into static __inline__ in include/linux/byteorder/swab.h
Diffstat (limited to 'board/tb0229/memsetup.S')
-rw-r--r--board/tb0229/memsetup.S71
1 files changed, 71 insertions, 0 deletions
diff --git a/board/tb0229/memsetup.S b/board/tb0229/memsetup.S
new file mode 100644
index 0000000000..0eaf45dd59
--- /dev/null
+++ b/board/tb0229/memsetup.S
@@ -0,0 +1,71 @@
+/*
+ * Memory sub-system initialization code for TANBAC Evaluation board TB0229.
+ *
+ * Copyright (c) 2003 Masami Komiya <mkomiya@sonare.it>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2, or (at
+ * your option) any later version.
+ */
+
+#include <config.h>
+#include <version.h>
+#include <asm/regdef.h>
+
+
+ .globl memsetup
+memsetup:
+
+ /* BCUCNTREG1 = 0x0040 */
+ la t0, 0xaf000000
+ li t1, 0x0040
+ sh t1, 0(t0)
+
+ /* ROMSIZEREG = 0x3333 */
+ la t0, 0xaf000004
+ li t1, 0x3333
+ sh t1, 0(t0)
+
+ /* ROMSPEEDREG = 0x3003 */
+ la t0, 0xaf000006
+ li t1, 0x3003
+ sh t1, 0(t0)
+
+ /* BCUCNTREG3 = 0 */
+ la t0, 0xaf000016
+ li t1, 0x0000
+ sh t1, 0(t0)
+
+ /* CMUCLKMSK */
+ la t0, 0xaf000060
+ li t1, 0x39a2
+ sh t1, 0(t0)
+
+ /* PMUCNTREG */
+ la t0, 0xaf0000c2
+ li t1, 0x0006
+ sh t1, 0(t0)
+
+ /* SDRAMMODEREG = 0x8029 */
+ la t0, 0xaf000400
+ li t1, 0x8029
+ sh t1, 0(t0)
+
+ /* SDRAMCNTREG = 0x2322 */
+ la t0, 0xaf000402
+ li t1, 0x2322
+ sh t1, 0(t0)
+
+ /* BCURFCNTREG = 0x0106 */
+ la t0, 0xaf000404
+ li t1, 0x0106
+ sh t1, 0(t0)
+
+ /* RAMSZEREG = 0x5555 (64MB Bank) */
+ la t0, 0xaf000408
+ li t1, 0x5555
+ sh t1, 0(t0)
+
+ j ra
+ nop
OpenPOWER on IntegriCloud