summaryrefslogtreecommitdiffstats
path: root/arch/arm/include/asm/arch-mx5/crm_regs.h
diff options
context:
space:
mode:
authorMarek Vasut <marek.vasut@gmail.com>2011-09-23 11:43:47 +0200
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>2011-09-30 22:01:05 +0200
commitbf2eaf5112af4e550420c38b60a15f66a3ff0880 (patch)
tree7a4b3adc5ea8772da8d8a584be5113c348b7f49f /arch/arm/include/asm/arch-mx5/crm_regs.h
parent00e11a439729a1a63ec13fea85a4c091c2d0376c (diff)
downloadblackbird-obmc-uboot-bf2eaf5112af4e550420c38b60a15f66a3ff0880.tar.gz
blackbird-obmc-uboot-bf2eaf5112af4e550420c38b60a15f66a3ff0880.zip
MX5: Modify the PLL decoding algorithm
The PLL decoding algorithm didn't take into account many configuration bits. Adjust it according to Linux kernel. Also, add PLL4 for MX53. Signed-off-by: Marek Vasut <marek.vasut@gmail.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Jason Hui <jason.hui@linaro.org> Tested-by: Jason Liu <Jason.hui@linaro.org>
Diffstat (limited to 'arch/arm/include/asm/arch-mx5/crm_regs.h')
-rw-r--r--arch/arm/include/asm/arch-mx5/crm_regs.h11
1 files changed, 11 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-mx5/crm_regs.h b/arch/arm/include/asm/arch-mx5/crm_regs.h
index 4ed8eb31c8..fcc0e36fa5 100644
--- a/arch/arm/include/asm/arch-mx5/crm_regs.h
+++ b/arch/arm/include/asm/arch-mx5/crm_regs.h
@@ -200,4 +200,15 @@ struct mxc_ccm_reg {
/* Define the bits in register CLPCR */
#define MXC_CCM_CLPCR_BYPASS_IPU_LPM_HS (0x1 << 18)
+#define MXC_DPLLC_CTL_HFSM (1 << 7)
+#define MXC_DPLLC_CTL_DPDCK0_2_EN (1 << 12)
+
+#define MXC_DPLLC_OP_PDF_MASK 0xf
+#define MXC_DPLLC_OP_MFI_MASK (0xf << 4)
+#define MXC_DPLLC_OP_MFI_OFFSET 4
+
+#define MXC_DPLLC_MFD_MFD_MASK 0x7ffffff
+
+#define MXC_DPLLC_MFN_MFN_MASK 0x7ffffff
+
#endif /* __ARCH_ARM_MACH_MX51_CRM_REGS_H__ */
OpenPOWER on IntegriCloud