blob: b370e341e75df67a28d02cf61207cf28a96a3a1d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/*
* Aptina Sensor PLL Configuration
*
* Copyright (C) 2012 Laurent Pinchart <laurent.pinchart@ideasonboard.com>
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
* 02110-1301 USA
*/
#ifndef __APTINA_PLL_H
#define __APTINA_PLL_H
struct aptina_pll {
unsigned int ext_clock;
unsigned int pix_clock;
unsigned int n;
unsigned int m;
unsigned int p1;
};
struct aptina_pll_limits {
unsigned int ext_clock_min;
unsigned int ext_clock_max;
unsigned int int_clock_min;
unsigned int int_clock_max;
unsigned int out_clock_min;
unsigned int out_clock_max;
unsigned int pix_clock_max;
unsigned int n_min;
unsigned int n_max;
unsigned int m_min;
unsigned int m_max;
unsigned int p1_min;
unsigned int p1_max;
};
struct device;
int aptina_pll_calculate(struct device *dev,
const struct aptina_pll_limits *limits,
struct aptina_pll *pll);
#endif /* __APTINA_PLL_H */
|
