summaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-mxc/gic.c
blob: b3b8eed263b88e3c26765242b71184e981f9d28b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <linux/io.h>
#include <asm/exception.h>
#include <asm/localtimer.h>
#include <asm/hardware/gic.h>
#ifdef CONFIG_SMP
#include <asm/smp.h>
#endif

asmlinkage void __exception_irq_entry gic_handle_irq(struct pt_regs *regs)
{
	u32 irqstat, irqnr;

	do {
		irqstat = readl_relaxed(gic_cpu_base_addr + GIC_CPU_INTACK);
		irqnr = irqstat & 0x3ff;
		if (irqnr == 1023)
			break;

		if (irqnr > 29 && irqnr < 1021)
			handle_IRQ(irqnr, regs);
#ifdef CONFIG_SMP
		else if (irqnr < 16) {
			writel_relaxed(irqstat, gic_cpu_base_addr +
						GIC_CPU_EOI);
			handle_IPI(irqnr, regs);
		}
#endif
#ifdef CONFIG_LOCAL_TIMERS
		else if (irqnr == 29) {
			writel_relaxed(irqstat, gic_cpu_base_addr +
						GIC_CPU_EOI);
			handle_local_timer(regs);
		}
#endif
	} while (1);
}
OpenPOWER on IntegriCloud