summaryrefslogtreecommitdiffstats
path: root/arch/sh/mm/tlb-sh4.c
Commit message (Expand)AuthorAgeFilesLines
* sh: Mass ctrl_in/outX to __raw_read/writeX conversion.Paul Mundt2010-01-261-5/+5
* sh: Kill off the special uncached section and fixmap.Paul Mundt2010-01-211-2/+1
* sh: Split out MMUCR.URB based entry wiring in to shared helper.Paul Mundt2010-01-191-66/+0
* sh: New extended page flag to wire/unwire TLB entriesMatt Fleming2010-01-161-0/+66
* Merge branch 'master' into sh/smpPaul Mundt2009-09-011-3/+6
|\
| * sh: Better description of SH-4 PTEA register update.Michael Trimarchi2009-08-201-3/+6
* | sh: Handle a NULL vma in __update_tlb() for the fast-path.Paul Mundt2009-07-291-1/+1
* | sh: update_mmu_cache() consolidation.Paul Mundt2009-07-291-23/+6
* | sh: Migrate from PG_mapped to PG_dcache_dirty.Paul Mundt2009-07-221-12/+11
|/
* sh: Preparation for uncached jumps through PMB.Stuart Menefy2008-01-281-3/+4
* sh: Fix up extended mode TLB for SH-X2+ cores.Paul Mundt2007-09-211-17/+13
* sh: Support explicit L1 cache disabling.Paul Mundt2007-09-211-10/+15
* sh: Revert lazy dcache writeback changes.Paul Mundt2007-03-051-1/+67
* sh: Local TLB flushing variants for SMP prep.Paul Mundt2007-02-131-1/+1
* sh: Lazy dcache writeback optimizations.Paul Mundt2007-02-131-67/+1
* sh: Add flag for MMU PTEA capability.Paul Mundt2006-09-271-8/+4
* sh: Support for SH7770/SH7780 CPU subtypes.Paul Mundt2006-09-271-0/+4
* Linux-2.6.12-rc2Linus Torvalds2005-04-161-0/+96
OpenPOWER on IntegriCloud