summaryrefslogtreecommitdiffstats
path: root/include/linux/platform_data/mipi-csis.h
diff options
context:
space:
mode:
authorSylwester Nawrocki <s.nawrocki@samsung.com>2012-09-17 06:03:38 -0300
committerMauro Carvalho Chehab <mchehab@redhat.com>2012-10-05 22:35:16 -0300
commit65214a8603e3ec3b1c2bc4104e6806e7cf6d23ed (patch)
tree21b2b2607f1663a571ba13f0054e6a445b53f43e /include/linux/platform_data/mipi-csis.h
parent09ff034047cb3846090215358f20e0e94c60b901 (diff)
downloadblackbird-obmc-linux-65214a8603e3ec3b1c2bc4104e6806e7cf6d23ed.tar.gz
blackbird-obmc-linux-65214a8603e3ec3b1c2bc4104e6806e7cf6d23ed.zip
[media] s5p-csis: Allow to specify pixel clock's source through platform data
Depending on the sensor configuration it might be required to adjust the CSIS's output pixel clock so it is greater than its input pixel clock, in order to avoid the input data FIFO overflow. Use platform data to select SCLK_CSIS clock from CMU as a source, rather than CSI APB clock. Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
Diffstat (limited to 'include/linux/platform_data/mipi-csis.h')
-rw-r--r--include/linux/platform_data/mipi-csis.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/include/linux/platform_data/mipi-csis.h b/include/linux/platform_data/mipi-csis.h
index 8b703e1eeddf..bf34e17cee7f 100644
--- a/include/linux/platform_data/mipi-csis.h
+++ b/include/linux/platform_data/mipi-csis.h
@@ -1,5 +1,5 @@
/*
- * Copyright (C) 2010-2011 Samsung Electronics Co., Ltd.
+ * Copyright (C) 2010 - 2012 Samsung Electronics Co., Ltd.
*
* Samsung S5P/Exynos SoC series MIPI CSIS device support
*
@@ -14,11 +14,13 @@
/**
* struct s5p_platform_mipi_csis - platform data for S5P MIPI-CSIS driver
* @clk_rate: bus clock frequency
+ * @wclk_source: CSI wrapper clock selection: 0 - bus clock, 1 - ext. SCLK_CAM
* @lanes: number of data lanes used
* @hs_settle: HS-RX settle time
*/
struct s5p_platform_mipi_csis {
unsigned long clk_rate;
+ u8 wclk_source;
u8 lanes;
u8 hs_settle;
};
OpenPOWER on IntegriCloud