summaryrefslogtreecommitdiffstats
path: root/firmware/matrox/g200_warp.H16
diff options
context:
space:
mode:
authorOlav Haugan <ohaugan@codeaurora.org>2014-08-04 19:01:02 +0100
committerWill Deacon <will.deacon@arm.com>2014-09-01 16:48:56 +0100
commit1fc870c7efa364862c3bc792cfbdb38afea26742 (patch)
tree1c5719e57b7fccba898486eb622027036ee770a2 /firmware/matrox/g200_warp.H16
parenta18037b27ebd23edf5edad8bc6ceb72e4bb5716d (diff)
downloadblackbird-obmc-linux-1fc870c7efa364862c3bc792cfbdb38afea26742.tar.gz
blackbird-obmc-linux-1fc870c7efa364862c3bc792cfbdb38afea26742.zip
iommu/arm-smmu: fix programming of SMMU_CBn_TCR for stage 1
Stage-1 context banks do not have the SMMU_CBn_TCR[SL0] field since it is only applicable to stage-2 context banks. This patch ensures that we don't set the reserved TCR bits for stage-1 translations. Cc: <stable@vger.kernel.org> Signed-off-by: Olav Haugan <ohaugan@codeaurora.org> Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'firmware/matrox/g200_warp.H16')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud