summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
diff options
context:
space:
mode:
authorGeert Uytterhoeven <geert+renesas@glider.be>2015-10-26 09:43:22 +0100
committerGeert Uytterhoeven <geert+renesas@glider.be>2015-12-17 11:18:06 +0100
commit176ae5f674ebd2049f99e97eb8319200f1d211b6 (patch)
tree6efeb7128294c70fe7a77908835eb8a3cc42a035 /Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
parent9a040c9f2170e0e6d092fc7cf8289a4466b8d8d6 (diff)
downloadblackbird-obmc-linux-176ae5f674ebd2049f99e97eb8319200f1d211b6.tar.gz
blackbird-obmc-linux-176ae5f674ebd2049f99e97eb8319200f1d211b6.zip
serial: sh-sci: Update DT binding documentation for BRG support
Amend the DT bindings to include the optional clock sources for the Baud Rate Generator for External Clock (BRG), as found on some SCIF variants and on HSCIF. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'Documentation/devicetree/bindings/serial/renesas,sci-serial.txt')
-rw-r--r--Documentation/devicetree/bindings/serial/renesas,sci-serial.txt6
1 files changed, 6 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt b/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
index 31cc0631ef7c..f4ad30ef1628 100644
--- a/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
+++ b/Documentation/devicetree/bindings/serial/renesas,sci-serial.txt
@@ -56,6 +56,12 @@ Required properties:
On (H)SCI(F) and some SCIFA, an additional clock may be specified:
- "hsck" for the optional external clock input (on HSCIF),
- "sck" for the optional external clock input (on other variants).
+ On UARTs equipped with a Baud Rate Generator for External Clock (BRG)
+ (some SCIF and HSCIF), additional clocks may be specified:
+ - "brg_int" for the optional internal clock source for the frequency
+ divider (typically the (AXI or SHwy) bus clock),
+ - "scif_clk" for the optional external clock source for the frequency
+ divider (SCIF_CLK).
Note: Each enabled SCIx UART should have an alias correctly numbered in the
"aliases" node.
OpenPOWER on IntegriCloud