blob: 882f3d03ba1fdbe199d5e651750c27fb89e93f42 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/centaur_ec_attributes.xml $ -->
<!-- -->
<!-- IBM CONFIDENTIAL -->
<!-- -->
<!-- COPYRIGHT International Business Machines Corp. 2012,2013 -->
<!-- -->
<!-- p1 -->
<!-- -->
<!-- Object Code Only (OCO) source materials -->
<!-- Licensed Internal Code Source Materials -->
<!-- IBM HostBoot Licensed Internal Code -->
<!-- -->
<!-- The source code for this program is not published or otherwise -->
<!-- divested of its trade secrets, irrespective of what has been -->
<!-- deposited with the U.S. Copyright Office. -->
<!-- -->
<!-- Origin: 30 -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<attributes>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_CENTAUR_EC_WRITE_FIR_MASK_FEATURE</id>
<targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>
Returns true if the chip needs to fix the fir_mask register in the DDRPHY. This is for HW217419.
True if: Centaur EC 10
</description>
<chipEcFeature>
<chip>
<name>ENUM_ATTR_NAME_CENTAUR</name>
<ec>
<value>0x10</value>
<test>EQUAL</test>
</ec>
</chip>
</chipEcFeature>
</attribute>
<attribute>
<id>ATTR_CENTAUR_EC_MSS_CONTINUE_ON_DP18_PLL_LOCK_FAIL</id>
<targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>
Controls the ddr_phy_reset procedure. When set to TRUE, the procedure will continue with processing other DP18 blocks, if one fails. In DD2, this attribute must be set to false so that the failing hardware (centaur) is marked as bad and not the DIMM. Set by firwmare using the EC level or by a MRW
</description>
<chipEcFeature>
<chip>
<name>ENUM_ATTR_NAME_CENTAUR</name>
<ec>
<value>0x10</value>
<test>EQUAL</test>
</ec>
</chip>
</chipEcFeature>
</attribute>
<attribute>
<id>ATTR_CENTAUR_EC_MSS_READ_PHASE_SELECT_RESET</id>
<targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
<description>Set by the platform depending on DD1 vs DD2. If true, then training and periodic training needs to make adjustments to the read phase select. In DD2, we expect this to be fixed.</description>
<chipEcFeature>
<chip>
<name>ENUM_ATTR_NAME_CENTAUR</name>
<ec>
<value>0x10</value>
<test>EQUAL</test>
</ec>
</chip>
</chipEcFeature>
</attribute>
</attributes>
|
