summaryrefslogtreecommitdiffstats
path: root/src/usr/hwas/test/hwasSysAvailSvcTest.H
blob: cb266c279aa6ced1b2fd5c6fb605ed3dffcfb8f0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/hwas/test/hwasSysAvailSvcTest.H $                     */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2013,2018                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#ifndef _HWASSYSAVAILTEST_H
#define _HWASSYSAVAILTEST_H

/**
 *  @file hwasSysAvailTest.H
 *
 *  @brief Unit tests for HWAS System Availability Test.
 */

//******************************************************************************
// Includes
//******************************************************************************

// CXXTEST
#include <cxxtest/TestSuite.H>
#include <errl/errlmanager.H>
#include <targeting/common/targetservice.H>
#include <hwas/common/hwas_reasoncodes.H>
#include <hwas/common/hwasCommon.H>
#include <targeting/common/utilFilter.H>


//  $$  make sure this is disabled before checking in!!
#define DISABLE_UNIT_TESTS    1
//$$#define DISABLE_UNIT_TESTS    0

using   namespace   TARGETING;

class HwasSysAvailTest: public CxxTest::TestSuite
{
public:

    enum    TargetState_t  {
        RESTORE         =   0,
        SET_NONFUNC     =   1,
    };


    /*
     *  @brief  Set all or most of the targets in the target list to
     *      i_state ==  SET_NONFUNC :   non-functional
     *      i_state ==  RESTORE     :   back to its' original state
     *  Stores the original State in i_origStates; it is assumed that this
     *  will be called first with SET_NONFUNC to fill in i_origStates.
     *  @param  i_state         - SET_NONFUNC or RESTORE
     *  @param  i_targetHList   -   TargetHandleList of targets to work on
     *  @param  i_origStates    -   array of HWasStates to store the original
     *                              state in.
     *  @param  l_keep          -   number of states to keep (i.e. leave alone)
     *                              when running SET_NONFUNC
     *
     **/

    void    setTargetStates( TargetState_t          i_state,
                             TargetHandleList     & i_targetHList,
                             TARGETING::HwasState   *i_origStates,
                             uint8_t                l_keep=0
                             )
    {

        TARGETING::HwasState    l_fakeState;

        for( uint8_t i = l_keep;
             i < i_targetHList.size();
             i++ )
        {
            TARGETING::Target * l_target  =   i_targetHList[i];

            if ( i_state  == SET_NONFUNC  )
            {
                //  set nonfunctional
                i_origStates[i] =
                    l_target->getAttr<TARGETING::ATTR_HWAS_STATE>();
                l_fakeState =   i_origStates[i];
                TS_TRACE( "setTargetStates: HwasState fakeState: "
                          "deconf=0x%x,PO=0x%x,pres=0x%x,func=0x%x,dumpf=0x%x",
                          l_fakeState.deconfiguredByEid,
                          l_fakeState.poweredOn,
                          l_fakeState.present,
                          l_fakeState.functional,
                          l_fakeState.dumpfunctional
                          );

                l_fakeState.functional  =   0 ;

                l_target->setAttr<TARGETING::ATTR_HWAS_STATE>(l_fakeState);
            }
            else
            {
                // Get fake HWAS state setting
                l_fakeState = l_target->getAttr<TARGETING::ATTR_HWAS_STATE>();

                // Restore to original state.
                l_target->setAttr<TARGETING::ATTR_HWAS_STATE>(i_origStates[i]);
            }
        }   //  endfor
    }

    /**
      *  @brief Verify input resources are resource recovered and then restore
      *         them to original state
      *
      *  @return True if all passes, false otherwise
      */
    bool verifyRecoveredAndRestore(TargetHandleList &i_targetHList,
                                         TARGETING::HwasState *i_origStates)
    {
        for (uint32_t i=0; i < i_targetHList.size(); i++)
        {
            TARGETING::HwasState l_hwasState =
                    i_targetHList[i]->getAttr<TARGETING::ATTR_HWAS_STATE>();
            TS_TRACE( "testVerifyResourceRecovery: After Recovery - "
                      "HwasState fakeState: "
                      "deconf=0x%x,PO=0x%x,pres=0x%x,func=0x%x,dumpf=0x%x,"
                      "specdeconfig=0x%x",
                      l_hwasState.deconfiguredByEid,
                      l_hwasState.poweredOn,
                      l_hwasState.present,
                      l_hwasState.functional,
                      l_hwasState.dumpfunctional,
                      l_hwasState.specdeconfig
                      );

            // Verify resources were brought back to life by resource recovery
            if ((l_hwasState.deconfiguredByEid !=
                    DeconfigGard::CONFIGURED_BY_RESOURCE_RECOVERY) ||
                (l_hwasState.specdeconfig != 0) ||
                (l_hwasState.functional != 1))
            {
                TS_FAIL("testVerifyResourceRecovery: Incorrect resource "
                        "recovery hwas states");
                return false;
            }
            // Restore old state
            i_targetHList[i]->setAttr<TARGETING::ATTR_HWAS_STATE>(i_origStates[i]);
        }
        return true;
    }

    /**
     *  @brief mark all cores nonfunctional and then call checkMinimumHardware()
     */
    void testCheckMinimumHardwareCore()
    {
#if DISABLE_UNIT_TESTS

        //  NOTE:  These tests mark targets nonfunctional and then
        //  restore them.  Since all the unit tests run in parallel, this
        //  may cause other tests to fail.
        //  Do not leave this test enabled for normal operations.
        TS_TRACE(INFO_MRK "SKIPPING:  other tests could be affected.");
        HWAS_INF("testCheckMinimumHardwareCore: Skipped");
#else

        errlHndl_t  l_errl  =   NULL;
        TS_TRACE(INFO_MRK "testCheckMinimumHardwareCore");
        HWAS_INF("testCheckMinimumHardwareCore: Started");

        TargetHandleList l_cores;
        getAllChiplets(l_cores, TYPE_CORE, true );
        TS_TRACE( "testCheckMinimumHardwareCore: %d functional cores",
                  l_cores.size() );
        TARGETING::HwasState    l_origStates[ l_cores.size() ]  ;

        TS_TRACE( "testCheckMinimumHardwareCore: set cores nonfunctional");
        setTargetStates( SET_NONFUNC, l_cores, &l_origStates[0]  );

        // Save original Block Spec Deconfig value
        Target * pSys;
        targetService().getTopLevelTarget(pSys);
        TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_orig_block_spec_deconfig =
            pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();

        // If original attribute value is non-zero, clear it
        if(l_orig_block_spec_deconfig != 0)
        {
            // Clear attribute to test that checkMinimumHardware() sets it
            pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(0);
        }

        TS_TRACE( "testCheckMinimumHardwareCore: check for minimum hardware" );
        l_errl  =   HWAS::checkMinimumHardware();
        if ( l_errl )
        {
            TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_block_spec_deconfig =
                pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();
            if(l_block_spec_deconfig == 0)
            {
                TS_FAIL("testCheckMinimumHardwareCore: Expected non-zero value "
                        "for ATTR_BLOCK_SPEC_DECONFIG");
            }
            else
            {
                //  got an errorlog, no cores
                TS_TRACE( "testCheckMinimumHardwareCore: PASSED");
            }
            //  Commit the errorlog.
            errlCommit( l_errl, HWAS_COMP_ID );
        }
        else
        {
            //  no errorlog, bad news
            TS_FAIL( "testCheckMinimumHardwareCore:  FAILED, no errlog" );
        }

        TS_TRACE( "testCheckMinimumHardwareCore: restore original states");
        setTargetStates( RESTORE, l_cores, &(l_origStates[0])  );
        pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(l_orig_block_spec_deconfig);

#endif
    }


    /**
     *  @brief mark all dimms nonfunctional and then call checkMinimumHardware()
     */
    void testCheckMinimumHardwareDimm()
    {
#if DISABLE_UNIT_TESTS
        //  NOTE:  These tests mark targets nonfunctional and then
        //  restore them.  Since all the unit tests run in parallel, this
        //  may cause other tests to fail.
        //  Do not leave this test enabled for normal operations.
        TS_TRACE(INFO_MRK "SKIPPING:  other tests could be affected.");
        HWAS_INF("testCheckMinimumHardwareDimm: Skipped");
#else

        errlHndl_t  l_errl  =   NULL;
        TS_TRACE(INFO_MRK "testCheckMinimumHardwareDimm");
        HWAS_INF("testCheckMinimumHardwareDimm: Started");

        //  check for functional dimms
        TargetHandleList l_dimms;
        getAllLogicalCards(l_dimms, TYPE_DIMM, true );
        TS_TRACE( "testCheckMinimumHardwareDimm: %d functional dimms",
                  l_dimms.size() );

        TARGETING::HwasState    l_origStates[ l_dimms.size() ]  ;

        setTargetStates( SET_NONFUNC, l_dimms, &(l_origStates[0])  );

        // Save original Block Spec Deconfig value
        Target * pSys;
        targetService().getTopLevelTarget(pSys);
        TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_orig_block_spec_deconfig =
            pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();

        // If original attribute value is non-zero, clear it
        if(l_orig_block_spec_deconfig != 0)
        {
            // Clear attribute to test that checkMinimumHardware() sets it
            pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(0);
        }

        TS_TRACE( "testCheckMinimumHardwareDimm: check for minimum hardware" );
        l_errl  =   HWAS::checkMinimumHardware();
        if ( l_errl )
        {
            TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_block_spec_deconfig
                = pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();
            if(l_block_spec_deconfig == 0)
            {
                TS_FAIL("testCheckMinimumHardwareDimm: Expected non-zero value "
                        "for ATTR_BLOCK_SPEC_DECONFIG");
            }
            else
            {
                //  got an errorlog, no dimms
                TS_TRACE( "testCheckMinimumHardwareDimm: PASSED");
            }
            //  Commit the errorlog.
            errlCommit( l_errl, HWAS_COMP_ID );
        }
        else
        {
            //  no errorlog, bad news
            TS_FAIL( "testCheckMinimumHardwareDimm:  FAILED, no errlog" );
        }

        setTargetStates( RESTORE, l_dimms, &(l_origStates[0])  );
        pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(l_orig_block_spec_deconfig);

#endif
    }


    /**
     *  @brief mark all cores AND dimms nonfunctional and
     *      then call checkMinimumHardware()
     *  Test should fail and we should have 2 errorlogs with a common plid.
     */
    void testCheckMinimumHardwareBoth()
    {
#if DISABLE_UNIT_TESTS
        //  NOTE:  These tests mark targets  nonfunctional and then
        //  restore them.  Since all the unit tests run in parallel, this
        //  may cause other tests to fail.
        //  Do not leave this test enabled for normal operations.
        TS_TRACE(INFO_MRK "SKIPPING:  other tests could be affected.");
        HWAS_INF("testCheckMinimumHardwareBoth: Skipped");
#else

        errlHndl_t  l_errl  =   NULL;
        TS_TRACE(INFO_MRK "testCheckMinimumHardwareBoth");
        HWAS_INF("testCheckMinimumHardwareBoth: Started");

        //  set all cores nonfunctional
        TargetHandleList l_cores;
        getAllChiplets(l_cores, TYPE_CORE, true );
        TS_TRACE( "testCheckMinimumHardwareBoth: %d functional cores",
                  l_cores.size() );
        TARGETING::HwasState    l_origCoreStates[ l_cores.size() ]  ;
        TS_TRACE( "testCheckMinimumHardwareBoth: set cores nonfunctional");
        setTargetStates( SET_NONFUNC, l_cores, &l_origCoreStates[0]  );

        //  set all dimms nonfunctional
        TargetHandleList l_dimms;
        getAllLogicalCards(l_dimms, TYPE_DIMM, true );
        TS_TRACE( "testCheckMinimumHardwareBoth: %d functional dimms",
                  l_dimms.size() );
        TARGETING::HwasState    l_origDimmStates[ l_dimms.size() ]  ;
        TS_TRACE( "testCheckMinimumHardwareBoth: set dimms nonfunctional");
        setTargetStates( SET_NONFUNC, l_dimms, &(l_origDimmStates[0])  );

        // Save original Block Spec Deconfig value
        Target * pSys;
        targetService().getTopLevelTarget(pSys);
        TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_orig_block_spec_deconfig =
            pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();

        // If original attribute value is non-zero, clear it
        if(l_orig_block_spec_deconfig != 0)
        {
            // Clear attribute to test that checkMinimumHardware() sets it
            pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(0);
        }

        TS_TRACE( "testCheckMinimumHardwareBoth: check for minimum hardware" );
        l_errl  =   HWAS::checkMinimumHardware();
        if ( l_errl )
        {
            TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_block_spec_deconfig
                = pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();
            if(l_block_spec_deconfig == 0)
            {
                TS_FAIL("testCheckMinimumHardwareBoth: Expected non-zero value "
                        "for ATTR_BLOCK_SPEC_DECONFIG");
            }
            else
            {
                //  got an errorlog, this is good.
                //  There should be 2 errorlogs with a common plid.
                TS_TRACE( "testCheckMinimumHardwareBoth: PASSED");
            }
            //  Commit the errorlog.
            errlCommit( l_errl, HWAS_COMP_ID );
        }
        else
        {
            //  no errorlog, bad news
            TS_FAIL( "testCheckMinimumHardwareBoth:  FAILED, no errorlog." );
        }

        //  restore everything to normal.
        setTargetStates( RESTORE, l_cores, &(l_origCoreStates[0])  );
        setTargetStates( RESTORE, l_dimms, &(l_origDimmStates[0])  );
        pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(l_orig_block_spec_deconfig);

#endif
    }


    /**
     *  @brief mark all dimms (except 1) nonfunctional and
     *      then call checkMinimumHardware()
     *  Test should pass.
     */
    void testCheckMinimumHardwareOneDimm()
    {
#if DISABLE_UNIT_TESTS
        //  NOTE:  These tests mark targets nonfunctional and then
        //  restore them.  Since all the unit tests run in parallel, this
        //  may cause other tests to fail.
        //  Do not leave this test enabled for normal operations.
        TS_TRACE(INFO_MRK "SKIPPING:  other tests could be affected.");
        HWAS_INF("testCheckMinimumHardwareOneDimm: Skipped");
#else

        errlHndl_t  l_errl  =   NULL;
        TS_TRACE(INFO_MRK "testCheckMinimumHardwareOneDimm");
        HWAS_INF("testCheckMinimumHardwareOneDimm: Started");

        //  check for functional dimms
        TargetHandleList l_dimms;
        getAllLogicalCards(l_dimms, TYPE_DIMM, true );
        TS_TRACE( "testCheckMinimumHardwareOneDimm: %d functional dimms",
                  l_dimms.size() );

        TARGETING::HwasState    l_origStates[ l_dimms.size() ]  ;

        setTargetStates( SET_NONFUNC, l_dimms, &(l_origStates[0]), 1  );

        // Save original Block Spec Deconfig value
        Target * pSys;
        targetService().getTopLevelTarget(pSys);
        TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_orig_block_spec_deconfig =
            pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();

        // If original attribute value is non-zero, clear it
        if(l_orig_block_spec_deconfig != 0)
        {
            // Clear attribute, test that checkMinimumHardware() does NOT set it
            pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(0);
        }

        TS_TRACE( "testCheckMinimumHardwareOneDimm: "
                  "check for minimum hardware" );
        l_errl  =   HWAS::checkMinimumHardware();
        if ( l_errl )
        {
            //  got an errorlog, bad news
            TS_FAIL( "testCheckMinimumHardwareOneDimm:  FAILED " );
            errlCommit( l_errl, HWAS_COMP_ID );
        }
        else
        {
            TARGETING::ATTR_BLOCK_SPEC_DECONFIG_type l_block_spec_deconfig
                = pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>();
            if(l_block_spec_deconfig != 0)
            {
                TS_FAIL("testCheckMinimumHardwareOneDimm: Expected zero value "
                        "for ATTR_BLOCK_SPEC_DECONFIG, not %d",
                        l_block_spec_deconfig);
            }
            else
            {
                //  No errorlog, this is good.
                TS_TRACE( "testCheckMinimumHardwareOneDimm: PASSED");
            }
        }

        setTargetStates( RESTORE, l_dimms, &(l_origStates[0]), 1  );
        pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(l_orig_block_spec_deconfig);

#endif
    }

    /**
     *  @brief Speculative gard all cores and verify they are recovered
     */
    void testVerifyResourceRecovery()
    {
#if DISABLE_UNIT_TESTS
        //  NOTE:  These tests mark targets nonfunctional and then
        //  restore them.  Since all the unit tests run in parallel, this
        //  may cause other tests to fail.
        //  Do not leave this test enabled for normal operations.
        TS_TRACE(INFO_MRK "SKIPPING:  other tests could be affected.");
        HWAS_INF("testVerifyResourceRecovery: Skipped");
#else

        do
        {
            errlHndl_t l_errl = NULL;
            TS_TRACE(INFO_MRK "testVerifyResourceRecovery");
            HWAS_INF("testVerifyResourceRecovery: Started");

            TargetHandleList l_cores;
            getAllChiplets(l_cores, TYPE_CORE, true );
            TS_TRACE( "testVerifyResourceRecovery: %d functional cores",
                      l_cores.size() );

            // Keep track of original hwas states
            TARGETING::HwasState l_origStates[ l_cores.size() ]  ;
            HWAS_INF("testVerifyResourceRecovery: Create predictive gard record"
                    " for all cores");

            for (uint32_t i=0; i < l_cores.size(); i++)
            {
                TARGETING::HwasState l_hwasState =
                                    l_cores[i]->getAttr<TARGETING::ATTR_HWAS_STATE>();
                l_origStates[i] = l_hwasState;
                TS_TRACE( "testVerifyResourceRecovery: HwasState fakeState: "
                          "deconf=0x%x,PO=0x%x,pres=0x%x,func=0x%x,dumpf=0x%x,"
                          "specdeconfig=0x%x",
                          l_hwasState.deconfiguredByEid,
                          l_hwasState.poweredOn,
                          l_hwasState.present,
                          l_hwasState.functional,
                          l_hwasState.dumpfunctional,
                          l_hwasState.specdeconfig
                          );

                // Create a GARD record for all cores
                l_errl = theDeconfigGard().platCreateGardRecord(l_cores[i],
                                                                0x12,
                                                                GARD_Predictive);
                if (l_errl)
                {
                    TS_FAIL("testVerifyResourceRecovery: Error from "
                            "platCreateGardRecord");
                    break;
                }
            }
            if (l_errl)
            {
                errlCommit( l_errl, HWAS_COMP_ID );
                break;
            }

            HWAS_INF("testVerifyResourceRecovery: Enable spec deconfig");

            // Ensure gard will execute speculative deconfig
            Target * pSys;
            targetService().getTopLevelTarget(pSys);
            pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(0);

            // Apply gard records and run resource recovery
            l_errl = theDeconfigGard().deconfigureTargetsFromGardRecordsForIpl();
            if ( l_errl )
            {
                TS_FAIL("testVerifyResourceRecovery: Error from "
                        "deconfigureTargetsFromGardRecordsForIpl");
                errlCommit( l_errl, HWAS_COMP_ID );
                break;
            }

            // Verify all cores have been "Recovered" and then restore
            // old hwas state
            if (!verifyRecoveredAndRestore(l_cores,l_origStates))
            {
                // TS_FAIL logged in function so just exit out
                HWAS_INF("testVerifyResourceRecovery: Verify failed");
                break;
            }

            // Verify spec deconfig is disabled (since it's already been
            // run).
            if (pSys->getAttr<ATTR_BLOCK_SPEC_DECONFIG>() != 1)
            {
                TS_FAIL("testVerifyResourceRecovery: Spec deconfig is not "
                        "disabled");
                break;
            }

            // Call the deconfigure interface again and verify even without
            // spec deconfig enabled, that hwas states are still updated properly
            l_errl = theDeconfigGard().deconfigureTargetsFromGardRecordsForIpl();
            if ( l_errl )
            {
                TS_FAIL("testVerifyResourceRecovery: Error from "
                        "deconfigureTargetsFromGardRecordsForIpl");
                errlCommit( l_errl, HWAS_COMP_ID );
                break;
            }

            // Verify cores are functional and resource recovered
            if (!verifyRecoveredAndRestore(l_cores,l_origStates))
            {
                // TS_FAIL logged in function so just exit out
                HWAS_INF("testVerifyResourceRecovery: Verify phase 2 failed");
                break;
            }
            else
            {
                HWAS_INF("testVerifyResourceRecovery: PASSED");
                TS_TRACE("testVerifyResourceRecovery: PASSED");
            }

            // Reset to 0
            pSys->setAttr<ATTR_BLOCK_SPEC_DECONFIG>(0);

            // Clear all gard records
            for (uint32_t i=0; i < l_cores.size(); i++)
            {
                theDeconfigGard().clearGardRecords(l_cores[i]);
            }
        } while(0);
#endif
    }

};  // end class

#undef DISABLE_UNIT_TESTS

#endif
OpenPOWER on IntegriCloud