1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/htmgt/htmgt_occ.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2014,2015 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
#include <htmgt/htmgt.H>
#include <htmgt/htmgt_reasoncodes.H>
#include "htmgt_utility.H"
#include "htmgt_occcmd.H"
#include "htmgt_cfgdata.H"
#include "htmgt_occ.H"
#include "htmgt_poll.H"
#include <targeting/common/commontargeting.H>
#include <targeting/common/utilFilter.H>
#include <targeting/common/attributes.H>
#include <targeting/common/targetservice.H>
#include <console/consoleif.H>
#include <sys/time.h>
#include <ecmdDataBufferBase.H>
#include <hwpf/hwp/occ/occAccess.H>
#include <hwpf/hwp/occ/occ.H>
#include <hwpf/hwp/occ/occ_common.H>
namespace HTMGT
{
Occ::Occ(const uint8_t i_instance,
const bool i_masterCapable,
uint8_t * i_homer,
TARGETING::TargetHandle_t i_target,
const occRole i_role)
:iv_instance(i_instance),
iv_masterCapable(i_masterCapable),
iv_role(i_role),
iv_state(OCC_STATE_UNKNOWN),
iv_commEstablished(false),
iv_needsReset(false),
iv_failed(false),
iv_seqNumber(0),
iv_homer(i_homer),
iv_target(i_target),
iv_lastPollValid(false),
iv_occsPresent(1 << i_instance),
iv_resetReason(OCC_RESET_REASON_NONE),
iv_exceptionLogged(0),
iv_resetCount(0),
iv_version(0x01)
{
}
Occ::~Occ()
{
}
// Return true if specified status bit is set in last poll response
bool Occ::statusBitSet(const uint8_t i_statusBit)
{
bool isSet = false;
if (iv_lastPollValid)
{
const occPollRspStruct_t *lastPoll =
(occPollRspStruct_t*)iv_lastPollResponse;
isSet = ((lastPoll->status & i_statusBit) == i_statusBit);
}
return isSet;
}
// Set state of the OCC
errlHndl_t Occ::setState(const occStateId i_state)
{
errlHndl_t l_err = NULL;
if (OCC_ROLE_MASTER == iv_role)
{
const uint8_t l_cmdData[3] =
{
0x00, // version
i_state,
0x00 // reserved
};
OccCmd cmd(this, OCC_CMD_SET_STATE,
sizeof(l_cmdData), l_cmdData);
l_err = cmd.sendOccCmd();
if (l_err != NULL)
{
TMGT_ERR("setState: Failed to set OCC%d state, rc=0x%04X",
iv_instance, l_err->reasonCode());
}
else
{
if (OCC_RC_SUCCESS != cmd.getRspStatus())
{
TMGT_ERR("setState: Set OCC%d state failed"
" with OCC status 0x%02X",
iv_instance, cmd.getRspStatus());
/*@
* @errortype
* @moduleid HTMGT_MOD_OCC_SET_STATE
* @reasoncode HTMGT_RC_OCC_CMD_FAIL
* @userdata1[0-31] OCC instance
* @userdata1[32-63] Requested state
* @userdata2[0-31] OCC response status
* @userdata2[32-63] current OCC state
* @devdesc Set of OCC state failed
*/
bldErrLog(l_err, HTMGT_MOD_OCC_SET_STATE,
HTMGT_RC_OCC_CMD_FAIL,
iv_instance, i_state,
cmd.getRspStatus(), iv_state,
ERRORLOG::ERRL_SEV_INFORMATIONAL);
}
}
}
else
{
TMGT_ERR("setState: State only allowed to be set on master OCC");
/*@
* @errortype
* @moduleid HTMGT_MOD_OCC_SET_STATE
* @reasoncode HTMGT_RC_INTERNAL_ERROR
* @userdata1 OCC instance
* @userdata2 Requested state
* @devdesc Set state only allowed on master OCC
*/
bldErrLog(l_err, HTMGT_MOD_OCC_SET_STATE,
HTMGT_RC_INTERNAL_ERROR,
0, iv_instance, 0, i_state,
ERRORLOG::ERRL_SEV_INFORMATIONAL);
}
return l_err;
} // end Occ::setState()
// Update master occsPresent bits for poll rsp validataion
void Occ::updateOccPresentBits(uint8_t i_slavePresent)
{
if (iv_occsPresent & i_slavePresent)
{
// Flag error because multiple OCCs have same chip ID
TMGT_ERR("updateOccPresentBits: slave 0x%02X already "
"exists (0x%02X)",
i_slavePresent, iv_occsPresent);
iv_needsReset = true;
}
else
{
iv_occsPresent |= i_slavePresent;
}
};
// Reset OCC
bool Occ::resetPrep()
{
errlHndl_t err = NULL;
bool atThreshold = false;
// Send resetPrep command
uint8_t cmdData[2];
cmdData[0] = OCC_RESET_CMD_VERSION;
TMGT_INF("resetPrep: OCC%d (failed=%c, reset count=%d)",
iv_instance, iv_failed?'y':'n', iv_resetCount);
if(iv_failed)
{
cmdData[1] = OCC_RESET_FAIL_THIS_OCC;
++iv_resetCount;
TMGT_INF("resetPrep: OCC%d failed, incrementing reset count to %d",
iv_instance, iv_resetCount);
if(iv_resetCount > OCC_RESET_COUNT_THRESHOLD)
{
atThreshold = true;
}
}
else
{
cmdData[1] = OCC_RESET_FAIL_OTHER_OCC;
}
OccCmd cmd(this, OCC_CMD_RESET_PREP, sizeof(cmdData), cmdData);
err = cmd.sendOccCmd();
if(err)
{
// log error and keep going
TMGT_ERR("OCC::resetPrep: OCC%d resetPrep failed with rc = 0x%04x",
iv_instance,
err->reasonCode());
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
// poll and flush error logs from OCC - Check Ex return code
err = pollForErrors(true);
if(err)
{
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
return atThreshold;
}
void Occ::postResetClear()
{
iv_state = OCC_STATE_UNKNOWN;
iv_commEstablished = false;
iv_needsReset = false;
iv_failed = false;
iv_lastPollValid = false;
iv_resetReason = OCC_RESET_REASON_NONE;
iv_exceptionLogged = 0;
}
/////////////////////////////////////////////////////////////////
uint32_t OccManager::cv_safeReturnCode = 0;
uint32_t OccManager::cv_safeOccInstance = 0;
OccManager::OccManager()
:iv_occMaster(NULL),
iv_state(OCC_STATE_UNKNOWN),
iv_targetState(OCC_STATE_ACTIVE),
iv_resetCount(0),
iv_normalPstateTables(true)
{
}
OccManager::~OccManager()
{
_removeAllOccs();
}
// Remove all OCC objects
void OccManager::_removeAllOccs()
{
iv_occMaster = NULL;
if (iv_occArray.size() > 0)
{
for (std::vector<Occ*>::iterator pOcc = iv_occArray.begin();
pOcc < iv_occArray.end();
pOcc++)
{
TMGT_INF("removeAllOccs: Removing OCC%d",
(*pOcc)->getInstance());
delete (*pOcc);
}
iv_occArray.clear();
}
}
// Query the functional OCCs and build OCC objects
errlHndl_t OccManager::_buildOccs()
{
errlHndl_t err = NULL;
bool safeModeNeeded = false;
TMGT_INF("buildOccs called");
// Only build OCC objects once.
if((iv_occArray.size() > 0) && (iv_occMaster != NULL))
{
TMGT_INF("buildOccs: Existing OCC Targets kept = %d",
iv_occArray.size());
return err;
}
// Remove existing OCC objects
_removeAllOccs();
// Get all functional processors
TARGETING::TargetHandleList pProcs;
TARGETING::getChipResources(pProcs,
TARGETING::TYPE_PROC,
TARGETING::UTIL_FILTER_FUNCTIONAL);
if (pProcs.size() > 0)
{
// for each functional processor
for(TARGETING::TargetHandleList::iterator proc = pProcs.begin();
proc != pProcs.end();
++proc)
{
// Instance number for this Processor/OCC
const uint8_t instance =
(*proc)->getAttr<TARGETING::ATTR_POSITION>();
TMGT_INF("buildOccs: PROC%d is functional", instance);
// Get HOMER virtual address
uint8_t * homer = (uint8_t*)
((*proc)->getAttr<TARGETING::ATTR_HOMER_VIRT_ADDR>());
const uint8_t * homerPhys = (uint8_t*)
((*proc)->getAttr<TARGETING::ATTR_HOMER_PHYS_ADDR>());
TMGT_INF("buildOccs: homer = 0x%08llX (virt) / 0x%08llX (phys)"
" for Proc%d", homer, homerPhys, instance);
#ifdef SIMICS_TESTING
// Starting of OCCs is not supported in SIMICS, so fake out
// HOMER memory area for testing
if (NULL == homer)
{
extern uint8_t * G_simicsHomerBuffer;
if (NULL == G_simicsHomerBuffer)
{
// Allocate a fake HOMER area
G_simicsHomerBuffer =
new uint8_t [OCC_CMD_ADDR+0x2000];
}
homer = G_simicsHomerBuffer;
TMGT_ERR("buildOccs: Using hardcoded HOMER of 0x%08lX",
homer);
}
#endif
if ((NULL != homer) && (NULL != homerPhys))
{
// Get functional OCC (one per proc)
TARGETING::TargetHandleList pOccs;
getChildChiplets(pOccs, *proc, TARGETING::TYPE_OCC);
if (pOccs.size() > 0)
{
const unsigned long huid =
pOccs[0]->getAttr<TARGETING::ATTR_HUID>();
const bool masterCapable =
pOccs[0]->
getAttr<TARGETING::ATTR_OCC_MASTER_CAPABLE>();
TMGT_INF("Found OCC%d - HUID: 0x%0lX, masterCapable:"
" %c, homer: 0x%0lX",
instance, huid, masterCapable?'Y':'N', homer);
_addOcc(instance, masterCapable, homer, pOccs[0]);
}
else
{
// OCC must not be functional
TMGT_ERR("OCC%d not functional", instance);
}
}
else
{
// OCC will not be functional with no HOMER address
TMGT_ERR("HOMER address for OCC%d is NULL!", instance);
safeModeNeeded = true;
if (NULL == err)
{
/*@
* @errortype
* @moduleid HTMGT_MOD_BUILD_OCCS
* @reasoncode HTMGT_RC_OCC_CRIT_FAILURE
* @devdesc Homer pointer is NULL, unable to communicate
* with the OCCs. Leaving system in safe mode.
*/
bldErrLog(err,
HTMGT_MOD_BUILD_OCCS,
HTMGT_RC_OCC_CRIT_FAILURE,
0, 0, 0, 0,
ERRORLOG::ERRL_SEV_UNRECOVERABLE);
}
}
if (NULL != iv_occMaster)
{
// update master occsPresent bit for each slave OCC
for(occList_t::const_iterator occ = iv_occArray.begin();
occ != iv_occArray.end();
++occ)
{
if((*occ) != iv_occMaster)
{
iv_occMaster->
updateOccPresentBits((*occ)->getPresentBits());
}
}
}
} // for each processor
}
else
{
TMGT_ERR("No functional processors found");
}
if (0 == _getNumOccs())
{
TMGT_ERR("Unable to find any functional OCCs");
if (NULL == err)
{
/*@
* @errortype
* @reasoncode HTMGT_RC_OCC_UNAVAILABLE
* @moduleid HTMGT_MOD_BUILD_OCCS
* @userdata1 functional processor count
* @devdesc No functional OCCs were found
*/
bldErrLog(err, HTMGT_MOD_BUILD_OCCS,
HTMGT_RC_OCC_UNAVAILABLE,
0, pProcs.size(), 0, 0,
ERRORLOG::ERRL_SEV_UNRECOVERABLE);
}
safeModeNeeded = true;
}
if (safeModeNeeded)
{
// Clear OCC active sensors
errlHndl_t err2 = setOccActiveSensors(false);
if (err2)
{
TMGT_ERR("_buildOccs: Set OCC active sensor to false failed.");
ERRORLOG::errlCommit(err2, HTMGT_COMP_ID);
}
// Reset all OCCs
TMGT_INF("Calling HBOCC::stopAllOCCs");
err2 = HBOCC::stopAllOCCs();
if (NULL != err2)
{
TMGT_ERR("_buildOccs: stopAllOCCs failed with rc 0x%04X",
err2->reasonCode());
err2->collectTrace("HTMGT");
ERRORLOG::errlCommit(err2, HTMGT_COMP_ID);
}
updateForSafeMode(err);
}
TMGT_INF("buildOccs: OCC Targets found = %d", _getNumOccs());
return err;
} // end OccManager::_buildOccs()
// Add a functional OCC to be monitored
void OccManager::_addOcc(const uint8_t i_instance,
const bool i_masterCapable,
uint8_t * i_homer,
TARGETING::TargetHandle_t i_target)
{
TMGT_INF("addOcc(%d, masterCapable=%c)",
i_instance, i_masterCapable?'y':'n');
occRole role = OCC_ROLE_SLAVE;
if (true == i_masterCapable)
{
if (NULL == iv_occMaster)
{
// No master assigned yet, use this OCC
TMGT_INF("addOcc: OCC%d will be the master", i_instance);
role = OCC_ROLE_MASTER;
}
else
{
role = OCC_ROLE_BACKUP_MASTER;
}
}
Occ * l_occ = new Occ(i_instance,
i_masterCapable,
i_homer,
i_target,
role);
// Add OCC to the array
iv_occArray.push_back(l_occ);
if (OCC_ROLE_MASTER == role)
{
iv_occMaster = l_occ;
}
} // end OccManager::_addOcc()
// Set the OCC state
errlHndl_t OccManager::_setOccState(const occStateId i_state)
{
errlHndl_t l_err = NULL;
occStateId requestedState = i_state;
if (OCC_STATE_NO_CHANGE == i_state)
{
// If no state was requested use the target state
requestedState = iv_targetState;
}
if ((requestedState == OCC_STATE_ACTIVE) ||
(requestedState == OCC_STATE_OBSERVATION))
{
// Function is only called on initial IPL and when user/mfg
// requests a new state, so we can update target here.
iv_targetState = requestedState;
l_err = _buildOccs(); // if not already built.
if (NULL == l_err)
{
// Send poll cmd to confirm comm has been established.
// Flush old errors to ensure any new errors will be collected
l_err = _sendOccPoll(true, NULL);
if (l_err)
{
TMGT_ERR("_setOccState: Poll OCCs failed.");
// Proceed with reset even if failed
ERRORLOG::errlCommit(l_err, HTMGT_COMP_ID);
}
if (NULL != iv_occMaster)
{
TMGT_INF("_setOccState(state=0x%02X)", requestedState);
const uint8_t occInstance = iv_occMaster->getInstance();
bool needsRetry = false;
do
{
l_err = iv_occMaster->setState(requestedState);
if (NULL == l_err)
{
needsRetry = false;
}
else
{
TMGT_ERR("_setOccState: Failed to set OCC%d state,"
" rc=0x%04X",
occInstance, l_err->reasonCode());
if (false == needsRetry)
{
ERRORLOG::errlCommit(l_err, HTMGT_COMP_ID);
needsRetry = true;
}
else
{
// Only one retry, return error handle
needsRetry = false;
}
}
}
while (needsRetry);
}
else
{
/*@
* @errortype
* @moduleid HTMGT_MOD_OCCMGR_SET_STATE
* @reasoncode HTMGT_RC_INTERNAL_ERROR
* @devdesc Unable to set state of master OCC
*/
bldErrLog(l_err, HTMGT_MOD_OCCMGR_SET_STATE,
HTMGT_RC_INTERNAL_ERROR,
0, 0, 0, 0,
ERRORLOG::ERRL_SEV_INFORMATIONAL);
}
if (NULL == l_err)
{
// Send poll to query state of all OCCs
// and flush any errors reported by the OCCs
l_err = sendOccPoll(true);
if (l_err)
{
TMGT_ERR("_setOccState: Poll all OCCs failed");
ERRORLOG::errlCommit(l_err, HTMGT_COMP_ID);
}
// Make sure all OCCs went to active state
for (std::vector<Occ*>::iterator pOcc = iv_occArray.begin();
pOcc < iv_occArray.end();
pOcc++)
{
if (requestedState != (*pOcc)->getState())
{
TMGT_ERR("_setOccState: OCC%d is not in 0x%02X "
"state",
(*pOcc)->getInstance(), requestedState);
/*@
* @errortype
* @moduleid HTMGT_MOD_OCCMGR_SET_STATE
* @reasoncode HTMGT_RC_OCC_UNEXPECTED_STATE
* @userdata1[0-31] requested state
* @userdata1[32-63] OCC state
* @userdata2 OCC instance
* @devdesc OCC did not change to requested state
*/
bldErrLog(l_err, HTMGT_MOD_OCCMGR_SET_STATE,
HTMGT_RC_OCC_UNEXPECTED_STATE,
requestedState, (*pOcc)->getState(),
0, (*pOcc)->getInstance(),
ERRORLOG::ERRL_SEV_INFORMATIONAL);
break;
}
}
if (NULL == l_err)
{
TMGT_INF("_setOccState: All OCCs have reached state "
"0x%02X", requestedState);
iv_state = requestedState;
if (OCC_STATE_ACTIVE == requestedState)
{
TMGT_CONSOLE("OCCs are now running in ACTIVE "
"state");
}
else
{
TMGT_CONSOLE("OCCs are now running in OBSERVATION "
"state");
}
}
}
}
}
else
{
TMGT_ERR("_setOccState: Invalid state 0x%02X requested",
requestedState);
/*@
* @errortype
* @moduleid HTMGT_MOD_OCCMGR_SET_STATE
* @reasoncode HTMGT_RC_INVALID_DATA
* @userdata1 requested state
* @devdesc Invalid OCC state requested
*/
bldErrLog(l_err, HTMGT_MOD_OCCMGR_SET_STATE,
HTMGT_RC_INVALID_DATA,
0, requestedState, 0, 0,
ERRORLOG::ERRL_SEV_INFORMATIONAL);
}
return l_err;
} // end OccManager::_setOccState()
errlHndl_t OccManager::_resetOccs(TARGETING::Target * i_failedOccTarget,
bool i_skipCountIncrement)
{
errlHndl_t err = NULL;
bool atThreshold = false;
err = _buildOccs(); // if not a already built.
if (NULL == err)
{
err = setOccActiveSensors(false); // Set OCC sensor to inactive
if( err )
{
TMGT_ERR("_resetOccs: Set OCC sensors to inactive failed.");
// log and continue
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
// Send poll cmd to all OCCs to establish comm
err = _sendOccPoll(false,NULL);
if (err)
{
TMGT_ERR("_resetOccs: Poll OCCs failed.");
// Proceed with reset even if failed
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
for(occList_t::const_iterator occ = iv_occArray.begin();
occ != iv_occArray.end();
++occ)
{
if((*occ)->getTarget() == i_failedOccTarget)
{
(*occ)->failed(true);
}
if((*occ)->resetPrep())
{
atThreshold = true;
}
}
if ((false == i_skipCountIncrement) && (false == _occFailed()))
{
// No OCC has been marked failed, increment system reset count
++iv_resetCount;
TMGT_INF("resetOCCs: Incrementing system OCC reset count to %d",
iv_resetCount);
if(iv_resetCount > OCC_RESET_COUNT_THRESHOLD)
{
atThreshold = true;
}
}
// else the failed OCC reset count will be incremented automatically
uint64_t retryCount = OCC_RESET_COUNT_THRESHOLD;
while(retryCount)
{
// Reset all OCCs
TMGT_INF("Calling HBOCC::stopAllOCCs");
err = HBOCC::stopAllOCCs();
if(!err)
{
break;
}
--retryCount;
if(retryCount)
{
// log if not last retry
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
else
{
TMGT_ERR("_resetOCCs: stopAllOCCs failed. "
"Leaving OCCs in reset state");
// pass err handle back
err->collectTrace("HTMGT");
}
}
if(!atThreshold && !err)
{
for(occList_t::const_iterator occ = iv_occArray.begin();
occ != iv_occArray.end();
++occ)
{
// After OCCs have been reset, clear flags
(*occ)->postResetClear();
}
TMGT_INF("Calling HBOCC::activateOCCs");
err = HBOCC::activateOCCs();
if(err)
{
TMGT_ERR("_resetOCCs: activateOCCs failed. ");
err->collectTrace("HTMGT");
}
}
else if (!err) // Reset Threshold reached and no other err
{
// Create threshold error
TMGT_ERR("_resetOCCs: Retry Threshold reached. "
"Leaving OCCs in reset state");
/*@
* @errortype
* @moduleid HTMGT_MOD_OCC_RESET
* @reasoncode HTMGT_RC_OCC_RESET_THREHOLD
* @userdata1 return code triggering safe mode
* @userdata2 OCC instance
* @devdesc OCC reset threshold reached.
* Leaving OCCs in reset state
*/
bldErrLog(err,
HTMGT_MOD_OCC_RESET,
HTMGT_RC_OCC_CRIT_FAILURE,
0, cv_safeReturnCode, 0, cv_safeOccInstance,
ERRORLOG::ERRL_SEV_UNRECOVERABLE);
}
// Any error at this point means OCCs were not reactivated
if(err)
{
updateForSafeMode(err);
}
}
return err;
} // end OccManager::_resetOccs()
void OccManager::updateForSafeMode(errlHndl_t & io_err)
{
io_err->setSev(ERRORLOG::ERRL_SEV_UNRECOVERABLE);
// Add level 2 support callout
io_err->addProcedureCallout(HWAS::EPUB_PRC_LVL_SUPP,
HWAS::SRCI_PRIORITY_MED);
// Add HB firmware callout
io_err->addProcedureCallout(HWAS::EPUB_PRC_HB_CODE,
HWAS::SRCI_PRIORITY_MED);
TARGETING::Target* sys = NULL;
TARGETING::targetService().getTopLevelTarget(sys);
const uint8_t safeMode = 1;
// Put into safemode
if(sys)
{
sys->setAttr<TARGETING::ATTR_HTMGT_SAFEMODE>(safeMode);
}
_updateSafeModeReason(io_err->reasonCode(), 0);
TMGT_ERR("updateForSafeMode: Safe Mode (RC: 0x%04X OCC%d)",
cv_safeReturnCode, cv_safeOccInstance);
TMGT_CONSOLE("OCCs are not active. The system will remain in "
"safe mode (RC: 0x%04x for OCC%d)",
cv_safeReturnCode,
cv_safeOccInstance);
} // end OccManager::updateForSafeMode()
// Wait for all OCCs to reach communications checkpoint
void OccManager::_waitForOccCheckpoint()
{
#ifdef CONFIG_HTMGT
// Wait up to 10 seconds for all OCCs to be ready (100 * 100ms = 10s)
const size_t NS_BETWEEN_READ = 100 * NS_PER_MSEC;
const size_t READ_RETRY_LIMIT = 100;
if (iv_occArray.size() > 0)
{
uint8_t retryCount = 0;
bool throttleErrors = false;
for (std::vector<Occ*>::iterator pOcc = iv_occArray.begin();
pOcc < iv_occArray.end();
pOcc++)
{
bool occReady = false;
while ((!occReady) && (retryCount++ < READ_RETRY_LIMIT))
{
// Read SRAM response buffer to check for OCC checkpoint
errlHndl_t l_err = NULL;
const uint16_t l_length = 8;
ecmdDataBufferBase l_buffer(l_length*8); // convert to bits
l_err = HBOCC::readSRAM((*pOcc)->getTarget(),
OCC_RSP_SRAM_ADDR,
l_buffer);
if (NULL == l_err)
{
// Check response status for checkpoint
if ((0x0E == l_buffer.getByte(6)) &&
(0xFF == l_buffer.getByte(7)))
{
TMGT_INF("waitForOccCheckpoint OCC%d ready!",
(*pOcc)->getInstance());
occReady = true;
break;
}
}
else
{
if (false == throttleErrors)
{
throttleErrors = true;
TMGT_ERR("waitForOccCheckpoint: error trying to "
"read OCC%d SRAM (rc=0x%04X)",
(*pOcc)->getInstance(),
l_err->reasonCode());
ERRORLOG::errlCommit(l_err, HTMGT_COMP_ID);
}
else
{
delete l_err;
l_err = NULL;
}
}
nanosleep(0, NS_BETWEEN_READ);
}
if (!occReady)
{
TMGT_ERR("waitForOccCheckpoint OCC%d still NOT ready!",
(*pOcc)->getInstance());
}
}
}
#endif
}
void OccManager::_updateSafeModeReason(uint32_t i_src,
uint32_t i_instance)
{
if (cv_safeReturnCode == 0)
{
// Only update safe mode reason for the first failure
cv_safeReturnCode = i_src;
cv_safeOccInstance = i_instance;
}
}
uint32_t OccManager::_getSafeModeReason(uint32_t & o_instance)
{
o_instance = cv_safeOccInstance;
return cv_safeReturnCode;
}
bool OccManager::_occNeedsReset()
{
bool needsReset = false;
for (std::vector<Occ*>::iterator pOcc = iv_occArray.begin();
pOcc < iv_occArray.end();
pOcc++)
{
if ((*pOcc)->needsReset())
{
needsReset = true;
break;
}
}
return needsReset;
}
// Return true if any OCC has been marked as failed
bool OccManager::_occFailed()
{
bool failed = false;
for (std::vector<Occ*>::iterator pOcc = iv_occArray.begin();
pOcc < iv_occArray.end();
pOcc++)
{
if ((*pOcc)->iv_failed)
{
failed = true;
break;
}
}
return failed;
}
// Collect HTMGT Status Information for debug
// NOTE: o_data is pointer to 4096 byte buffer
void OccManager::_getOccData(uint16_t & o_length, uint8_t *o_data)
{
uint16_t index = 0;
// If the system is in safemode then can't talk to OCCs (no build/poll)
TARGETING::Target* sys = NULL;
TARGETING::targetService().getTopLevelTarget(sys);
uint8_t safeMode = 0;
if (sys &&
sys->tryGetAttr<TARGETING::ATTR_HTMGT_SAFEMODE>(safeMode) &&
(0 == safeMode))
{
// Make sure OCCs were built first (so data is valid)
errlHndl_t err = _buildOccs(); // if not a already built.
if (err)
{
TMGT_ERR("_getOccData: failed to build OCC structures "
"rc=0x%04X", err->reasonCode());
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
// Send poll to confirm comm, update states and flush errors
err = _sendOccPoll(true, NULL);
if (err)
{
TMGT_ERR("_getOccData: Poll OCCs failed.");
ERRORLOG::errlCommit(err, HTMGT_COMP_ID);
}
}
// First add HTMGT specific data
o_data[index++] = _getNumOccs();
o_data[index++] = (NULL!=iv_occMaster)?iv_occMaster->getInstance():0xFF;
o_data[index++] = iv_state;
o_data[index++] = iv_targetState;
o_data[index++] = iv_resetCount;
o_data[index++] = iv_normalPstateTables ? 0 : 1;
index += 1; // reserved for expansion
o_data[index++] = safeMode;
UINT32_PUT(&o_data[index], cv_safeReturnCode);
index += 4;
UINT32_PUT(&o_data[index], cv_safeOccInstance);
index += 4;
// Now add OCC specific data (for each OCC)
for (std::vector<Occ*>::iterator pOcc = iv_occArray.begin();
(pOcc < iv_occArray.end()) && (index+16 < 4096);
pOcc++)
{
o_data[index++] = (*pOcc)->getInstance();
o_data[index++] = (*pOcc)->getState();
o_data[index++] = (*pOcc)->getRole();
o_data[index++] = (*pOcc)->iv_masterCapable;
o_data[index++] = (*pOcc)->iv_commEstablished;
index += 3; // reserved for expansion
o_data[index++] = (*pOcc)->iv_failed;
o_data[index++] = (*pOcc)->needsReset();
o_data[index++] = (*pOcc)->iv_resetReason;
o_data[index++] = (*pOcc)->iv_resetCount;
if ((*pOcc)->iv_lastPollValid)
{
memcpy(&o_data[index], (*pOcc)->iv_lastPollResponse, 4);
}
else
{
memset(&o_data[index], 0xFF, 4);
}
index += 4;
}
o_length = index;
}
// Set default pstate table type and reset all OCCs to pick them up
errlHndl_t OccManager::_loadPstates(bool i_normalPstates)
{
errlHndl_t err = NULL;
// Set default pstate table type
_setPstateTable(i_normalPstates);
// Reset OCCs to pick up new tables (skip incrementing reset count)
TMGT_INF("_loadPstates: Resetting OCCs");
err = _resetOccs(NULL, true);
return err;
}
// Consolidate all OCC states
void OccManager::_syncOccStates()
{
occStateId currentState = OCC_STATE_NO_CHANGE;
for(occList_t::const_iterator occ_itr = iv_occArray.begin();
(occ_itr != iv_occArray.end());
++occ_itr)
{
Occ * occ = *occ_itr;
if (OCC_STATE_NO_CHANGE == currentState)
{
currentState = occ->getState();
}
else
{
if (currentState != occ->getState())
{
// States do not match yet...
currentState = OCC_STATE_NO_CHANGE;
break;
}
}
}
if (OCC_STATE_NO_CHANGE != currentState)
{
if (iv_state != currentState)
{
TMGT_INF("syncOccStates: All OCCs are in 0x%02X", currentState);
iv_state = currentState;
}
}
}
uint8_t OccManager::getNumOccs()
{
return Singleton<OccManager>::instance()._getNumOccs();
}
std::vector<Occ*> OccManager::getOccArray()
{
return Singleton<OccManager>::instance()._getOccArray();
}
errlHndl_t OccManager::buildOccs()
{
return Singleton<OccManager>::instance()._buildOccs();
}
Occ * OccManager::getMasterOcc()
{
return Singleton<OccManager>::instance()._getMasterOcc();
}
errlHndl_t OccManager::setOccState(const occStateId i_state)
{
return Singleton<OccManager>::instance()._setOccState(i_state);
}
errlHndl_t OccManager::resetOccs(TARGETING::Target * i_failedOccTarget)
{
return
Singleton<OccManager>::instance()._resetOccs(i_failedOccTarget);
}
occStateId OccManager::getTargetState()
{
return Singleton<OccManager>::instance()._getTargetState();
}
void OccManager::waitForOccCheckpoint()
{
Singleton<OccManager>::instance()._waitForOccCheckpoint();
}
void OccManager::updateSafeModeReason(uint32_t i_src,
uint32_t i_instance)
{
Singleton<OccManager>::instance().
_updateSafeModeReason(i_src, i_instance);
}
uint32_t OccManager::getSafeModeReason(uint32_t & o_instance)
{
return Singleton<OccManager>::instance().
_getSafeModeReason(o_instance);
}
bool OccManager::occNeedsReset()
{
return Singleton<OccManager>::instance()._occNeedsReset();
}
bool OccManager::occFailed()
{
return Singleton<OccManager>::instance()._occFailed();
}
void OccManager::getOccData(uint16_t & o_length, uint8_t *o_data)
{
Singleton<OccManager>::instance()._getOccData(o_length, o_data);
}
errlHndl_t OccManager::loadPstates(bool i_normalPstates)
{
return Singleton<OccManager>::instance()._loadPstates(i_normalPstates);
}
bool OccManager::isNormalPstate()
{
return Singleton<OccManager>::instance()._isNormalPstate();
}
void OccManager::setPstateTable(bool i_useNormal)
{
Singleton<OccManager>::instance()._setPstateTable(i_useNormal);
}
void OccManager::syncOccStates()
{
Singleton<OccManager>::instance()._syncOccStates();
}
} // end namespace
|