1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/p9/p9_eq.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2016,2017
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
chip p9_eq
{
name "P9 EQ chiplet";
targettype TYPE_EQ;
sigoff 0x9000;
dump DUMP_CONTENT_HW;
scomlen 64;
#############################################################################
# #
# ###### #
# # # ###### #### ### #### ##### ###### ##### #### #
# # # # # # # # # # # # # #
# ###### ##### # # #### # ##### # # #### #
# # # # # ### # # # # ##### # #
# # # # # # # # # # # # # # # #
# # # ###### #### ### #### # ###### # # #### #
# #
#############################################################################
############################################################################
# EQ Chiplet FIR
############################################################################
register EQ_CHIPLET_CS_FIR
{
name "EQ Chiplet Checkstop FIR";
scomaddr 0x10040000;
capture group default;
};
register EQ_CHIPLET_RE_FIR
{
name "EQ Chiplet Recoverable FIR";
scomaddr 0x10040001;
capture group default;
};
register EQ_CHIPLET_FIR_MASK
{
name "EQ Chiplet FIR MASK";
scomaddr 0x10040002;
capture group default;
};
############################################################################
# P9 EQ target EQ_LFIR
############################################################################
register EQ_LFIR
{
name "P9 EQ target EQ_LFIR";
scomaddr 0x1004000a;
reset (&, 0x1004000b);
mask (|, 0x1004000f);
capture group default;
};
register EQ_LFIR_MASK
{
name "P9 EQ target EQ_LFIR MASK";
scomaddr 0x1004000d;
capture group default;
};
register EQ_LFIR_ACT0
{
name "P9 EQ target EQ_LFIR ACT0";
scomaddr 0x10040010;
capture group default;
capture req nonzero("EQ_LFIR");
};
register EQ_LFIR_ACT1
{
name "P9 EQ target EQ_LFIR ACT1";
scomaddr 0x10040011;
capture group default;
capture req nonzero("EQ_LFIR");
};
# Include registers not defined by the xml
.include "p9_eq_regs.rule";
};
##############################################################################
# #
# #### # #
# # # # # # ##### ### # # # ## ##### ### ### # # ### #
# # # # # # # # # # # # # # # # # ## # # #
# #### # # # #### ### # ####### # # # # # # # # ### #
# # # # # # # # # # # # # # # # # # ## # #
# # # ### #### ##### ### # # # ## # ### ### # # ### #
# #
##############################################################################
################################################################################
# EQ Chiplet FIR
################################################################################
rule rEQ_CHIPLET_FIR
{
CHECK_STOP:
EQ_CHIPLET_CS_FIR & ~EQ_CHIPLET_FIR_MASK & `1fffffffffffffff`;
RECOVERABLE:
(EQ_CHIPLET_RE_FIR >> 2) & ~EQ_CHIPLET_FIR_MASK & `1fffffffffffffff`;
};
group gEQ_CHIPLET_FIR attntype CHECK_STOP, RECOVERABLE filter singlebit
{
/** EQ_CHIPLET_FIR[3]
* Attention from EQ_LFIR
*/
(rEQ_CHIPLET_FIR, bit(3)) ? analyze(gEQ_LFIR);
/** EQ_CHIPLET_FIR[4]
* Attention from L3FIR 0
*/
(rEQ_CHIPLET_FIR, bit(4)) ? analyzeConnectedEX0;
/** EQ_CHIPLET_FIR[5]
* Attention from L3FIR 1
*/
(rEQ_CHIPLET_FIR, bit(5)) ? analyzeConnectedEX1;
/** EQ_CHIPLET_FIR[6]
* Attention from L2FIR 0
*/
(rEQ_CHIPLET_FIR, bit(6)) ? analyzeConnectedEX0;
/** EQ_CHIPLET_FIR[7]
* Attention from L2FIR 1
*/
(rEQ_CHIPLET_FIR, bit(7)) ? analyzeConnectedEX1;
/** EQ_CHIPLET_FIR[8]
* Attention from NCUFIR 0
*/
(rEQ_CHIPLET_FIR, bit(8)) ? analyzeConnectedEX0;
/** EQ_CHIPLET_FIR[9]
* Attention from NCUFIR 1
*/
(rEQ_CHIPLET_FIR, bit(9)) ? analyzeConnectedEX1;
/** EQ_CHIPLET_FIR[11]
* Attention from CMEFIR 0
*/
(rEQ_CHIPLET_FIR, bit(11)) ? analyzeConnectedEX0;
/** EQ_CHIPLET_FIR[12]
* Attention from CMEFIR 1
*/
(rEQ_CHIPLET_FIR, bit(12)) ? analyzeConnectedEX1;
};
################################################################################
# P9 EQ target EQ_LFIR
################################################################################
rule rEQ_LFIR
{
CHECK_STOP:
EQ_LFIR & ~EQ_LFIR_MASK & ~EQ_LFIR_ACT0 & ~EQ_LFIR_ACT1;
RECOVERABLE:
EQ_LFIR & ~EQ_LFIR_MASK & ~EQ_LFIR_ACT0 & EQ_LFIR_ACT1;
};
group gEQ_LFIR filter singlebit, cs_root_cause
{
/** EQ_LFIR[0]
* CFIR internal parity error
*/
(rEQ_LFIR, bit(0)) ? self_th_32perDay;
/** EQ_LFIR[1]
* Errors from Control
*/
(rEQ_LFIR, bit(1)) ? self_th_32perDay;
/** EQ_LFIR[2]
* local err from CC (PCB error)
*/
(rEQ_LFIR, bit(2)) ? self_th_32perDay;
/** EQ_LFIR[3]
* local err from CC
*/
(rEQ_LFIR, bit(3)) ? self_th_32perDay;
/** EQ_LFIR[4]
* local err from PSC
*/
(rEQ_LFIR, bit(4)) ? defaultMaskedError;
/** EQ_LFIR[5]
* local err from PSC (parity error)
*/
(rEQ_LFIR, bit(5)) ? defaultMaskedError;
/** EQ_LFIR[6]
* local err from Thermal (parity error)
*/
(rEQ_LFIR, bit(6)) ? defaultMaskedError;
/** EQ_LFIR[7]
* local err from Thermal (PCB error
*/
(rEQ_LFIR, bit(7)) ? defaultMaskedError;
/** EQ_LFIR[8]
* trip critical thermal local err
*/
(rEQ_LFIR, bit(8)) ? defaultMaskedError;
/** EQ_LFIR[9]
* trip fatal thermal local error
*/
(rEQ_LFIR, bit(9)) ? defaultMaskedError;
/** EQ_LFIR[10]
* therm volttrip error
*/
(rEQ_LFIR, bit(10)) ? defaultMaskedError;
/** EQ_LFIR[11]
* local err from Debug ( error)
*/
(rEQ_LFIR, bit(11)) ? defaultMaskedError;
/** EQ_LFIR[12]
* local err from Trace Array0
*/
(rEQ_LFIR, bit(12)) ? defaultMaskedError;
/** EQ_LFIR[13]
* local err from Trace Array0
*/
(rEQ_LFIR, bit(13)) ? defaultMaskedError;
/** EQ_LFIR[14]
* local err from L3 Trace Array1
*/
(rEQ_LFIR, bit(14)) ? defaultMaskedError;
/** EQ_LFIR[15]
* local err from L3 Trace Array1
*/
(rEQ_LFIR, bit(15)) ? defaultMaskedError;
/** EQ_LFIR[16]
* local err from L20 Trace Array
*/
(rEQ_LFIR, bit(16)) ? defaultMaskedError;
/** EQ_LFIR[17]
* local err from L20 Trace Array
*/
(rEQ_LFIR, bit(17)) ? defaultMaskedError;
/** EQ_LFIR[18]
* local err from L21 Trace Array
*/
(rEQ_LFIR, bit(18)) ? defaultMaskedError;
/** EQ_LFIR[19]
* local err from L21 Trace Array
*/
(rEQ_LFIR, bit(19)) ? defaultMaskedError;
/** EQ_LFIR[20]
* Duty cycle adjust err for cache clk
*/
(rEQ_LFIR, bit(20)) ? self_th_32perDay;
/** EQ_LFIR[21]
* Duty cycle adjust err for ex00_c0
*/
(rEQ_LFIR, bit(21)) ? self_th_32perDay;
/** EQ_LFIR[22]
* Duty cycle adjust err for ex00_c1
*/
(rEQ_LFIR, bit(22)) ? self_th_32perDay;
/** EQ_LFIR[23]
* Duty cycle adjust err for ex00_l2
*/
(rEQ_LFIR, bit(23)) ? self_th_32perDay;
/** EQ_LFIR[24]
* local err from duty cycle adjust ex01_c0
*/
(rEQ_LFIR, bit(24)) ? self_th_32perDay;
/** EQ_LFIR[25]
* Duty cycle adjust err for ex01_c1
*/
(rEQ_LFIR, bit(25)) ? self_th_32perDay;
/** EQ_LFIR[26]
* Duty cycle adjust err for ex01_l2
*/
(rEQ_LFIR, bit(26)) ? self_th_32perDay;
/** EQ_LFIR[27]
* local err from skew adjust skewadj6way
*/
(rEQ_LFIR, bit(27)) ? self_th_32perDay;
/** EQ_LFIR[28:40]
* spare
*/
(rEQ_LFIR, bit(28|29|30|31|32|33|34|35|36|37|38|39|40)) ? defaultMaskedError;
/** EQ_LFIR[41]
* Malfunction Alert broadcast via OOB
*/
(rEQ_LFIR, bit(41)) ? defaultMaskedError;
};
##############################################################################
# #
# # ### #
# # # ## ##### ### ### # # # # # # ### ### ### ### #
# # # # # # # # # ## # # # # # # # # # #
# ####### # # # # # # # # # # ##### ### ### ## ### #
# # # # # # # # # # ## # # # # # # # # # #
# # # ## # ### ### # # ### ### # # ### ### ### ### #
# #
##############################################################################
# Include the common action set.
.include "p9_common_actions.rule";
# Include the chip-specific action set.
.include "p9_eq_actions.rule";
actionclass analyzeConnectedEX0 { analyze(connected(TYPE_EX, 0)); };
actionclass analyzeConnectedEX1 { analyze(connected(TYPE_EX, 1)); };
|
