blob: d54dada3d29515461162c51d80762c42767d4df8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
// IBM_PROLOG_BEGIN_TAG
// This is an automatically generated prolog.
//
// $Source: src/kernel/cpuid.C $
//
// IBM CONFIDENTIAL
//
// COPYRIGHT International Business Machines Corp. 2011
//
// p1
//
// Object Code Only (OCO) source materials
// Licensed Internal Code Source Materials
// IBM HostBoot Licensed Internal Code
//
// The source code for this program is not published or other-
// wise divested of its trade secrets, irrespective of what has
// been deposited with the U.S. Copyright Office.
//
// Origin: 30
//
// IBM_PROLOG_END
/** @file cpuid.C
* Implementation of the cpuid functions.
*/
#include <kernel/cpuid.H>
namespace CpuID
{
ProcessorCoreType getCpuType()
{
uint64_t l_pvr = getPVR();
// Layout of the PVR is (32-bit):
// 2 nibbles reserved.
// 2 nibbles chip type.
// 1 nibble technology.
// 1 nibble major DD.
// 1 nibble reserved.
// 1 nibble minor DD.
// TODO: Salerno PVR support.
switch(l_pvr & 0xFFFF0000)
{
case 0x003F0000:
return CORE_POWER7;
case 0x004A0000:
return CORE_POWER7_PLUS;
case 0x004B0000:
return CORE_POWER8_VENICE;
default:
return CORE_UNKNOWN;
}
}
uint8_t getCpuDD()
{
uint64_t l_pvr = getPVR();
return ((l_pvr & 0x0F00) >> 4) | (l_pvr & 0x000F);
}
};
|
