1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/bootloader/bootloader.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2017 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
#define __BOOT_LOADER_C
#include <stdint.h>
#include <bootloader/bootloader.H>
#include <bootloader/bootloader_trace.H>
#include <bootloader/hbblreasoncodes.H>
#include <bootloader/bl_pnorAccess.H>
#include <lpc_const.H>
#include <pnor_utils.H>
#include <ecc.H>
#include <stdlib.h>
#include <util/align.H>
#include <string.h>
#include <limits.h>
#include <securerom/ROM.H>
#include <config.h>
#include <secureboot/secure_reasoncodes.H>
extern uint64_t kernel_other_thread_spinlock;
extern PNOR::SectionData_t bootloader_hbbSection;
extern char bootloader_end_address;
namespace Bootloader{
/**
* @brief Pointer to bootloader scratch space
*
* Pointer to location in main storage which bootloader uses as
* scratch space
*/
uint8_t *g_blScratchSpace = NULL;
// @TODO RTC:166847 - remove tmp_hw_key_hash and use actual hw key hash
const uint64_t tmp_hw_key_hash[] =
{
0x40d487ff7380ed6a,
0xd54775d5795fea0d,
0xe2f541fea9db06b8,
0x466a42a320e65f75,
0xb48665460017d907,
0x515dc2a5f9fc5095,
0x4d6ee0c9b67d219d,
0xfb7085351d01d6d1
};
// @TODO RTC:167740 remove magic number check once fsp/op signs HBB
/**
* @brief Memcmp a vaddr to the known secureboot magic number
*
* @param[in] i_vaddr: vaddr of secureboot header to check for magic number
* Note: must point to a buffer of size >= 4 bytes
*
* @return bool - True if the magic number and starting bytes of the vaddr
* match. False otherwise.
*/
bool cmpSecurebootMagicNumber(const uint8_t* i_vaddr)
{
return memcmp(&ROM_MAGIC_NUMBER, i_vaddr, sizeof(ROM_MAGIC_NUMBER))==0;
}
/**
* @brief Verify Container against system hash keys
*
* @param[in] i_pContainer Void pointer to effective address
* of container
* NOTE : no-op if Config Secureboot not enabled.
*
* @return N/A
*/
void verifyContainer(const void * i_pContainer)
{
#ifdef CONFIG_SECUREBOOT
// @TODO RTC:167740 remove magic number check once fsp/op signs HBB
if (cmpSecurebootMagicNumber(reinterpret_cast<const uint8_t*>
(i_pContainer)))
{
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_VERIFY_HBB_START);
uint64_t l_rc = 0;
const void * l_pBootloaderEnd = &bootloader_end_address;
// Get starting address of ROM code which is the next 8 byte aligned
// address after the bootloader end.
uint64_t l_size = 0;
memcpy (&l_size, l_pBootloaderEnd, sizeof(l_size));
uint64_t l_rom_startAddr = getHRMOR() + ALIGN_8(l_size);
// Set startAddr to ROM_verify() function at an offset of Secure ROM
uint64_t l_rom_verify_startAddr = l_rom_startAddr
+ ROM_VERIFY_FUNCTION_OFFSET;
// Declare local input struct
ROM_hw_params l_hw_parms;
// Clear/zero-out the struct since we want 0 ('zero') values for
// struct elements my_ecid, entry_point and log
memset(&l_hw_parms, 0, sizeof(ROM_hw_params));
// Use current hw hash key
memcpy (&l_hw_parms.hw_key_hash, &tmp_hw_key_hash, sizeof(sha2_hash_t));
const ROM_container_raw* l_container =
reinterpret_cast<const ROM_container_raw*>(i_pContainer);
l_rc = call_rom_verify(reinterpret_cast<void*>
(l_rom_verify_startAddr),
l_container,
&l_hw_parms);
if (l_rc != 0)
{
// Verification of Container failed.
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_VERIFY_HBB_FAIL);
/*@
* @errortype
* @moduleid MOD_BOOTLOADER_VERIFY
* @reasoncode SECUREBOOT::RC_ROM_VERIFY
* @userdata1 ROM return code
* @userdata2 ROM_hw_params log
* @devdesc ROM verification failed
* @custdesc Platform security violation detected
*/
bl_terminate(MOD_BOOTLOADER_VERIFY,
SECUREBOOT::RC_ROM_VERIFY,
l_rc,
l_hw_parms.log);
}
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_VERIFY_HBB_SUCCESS);
}
else
{
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_VERIFY_HBB_SKIP);
}
#endif
}
/** Bootloader main function to work with and start HBB.
*
* @return 0.
*
* @note Should branch to HBB and never return.
*/
extern "C"
int main()
{
// Initialization
bootloader_trace_index = 0;
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_START);
// Set variables needed for getting location of HB base code
// @TODO RTC:138268 Support multiple sides of PNOR in bootloader
//pnorEnd is the end of flash, which is base of lpc, plus
//the offset of the FW space, plus the TOP memory address in FW space
uint64_t l_pnorEnd = LPC::LPC_PHYS_BASE + LPC::LPCHC_FW_SPACE
+ PNOR::LPC_TOP_OF_FLASH_OFFSET;
//We dont know what the start of pnor is because we dont know the size
uint64_t l_pnorStart = 0;
uint32_t l_errCode = PNOR::NO_ERROR;
uint8_t l_tocUsed = 0;
g_blScratchSpace = reinterpret_cast<uint8_t*>(HBBL_SCRATCH_SPACE_ADDR);
// Get location of HB base code in PNOR from TOC
// @TODO RTC:138268 Support multiple sides of PNOR in bootloader
bl_pnorAccess::getHBBSection(l_pnorEnd,
bootloader_hbbSection,
l_errCode,
l_tocUsed,
l_pnorStart);
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_GETHBBSECTION_RTN );
if(PNOR::NO_ERROR == l_errCode)
{
// get hbbFlashOffset
uint64_t l_hbbFlashOffset = bootloader_hbbSection.flashAddr;
// get hbbLength without size of ECC data
uint32_t l_hbbLength = bootloader_hbbSection.size;
// get hbbEcc
bool l_hbbEcc =
( bootloader_hbbSection.integrity == FFS_INTEG_ECC_PROTECT);
// Copy HB base code from PNOR to working location
handleMMIO(l_pnorStart + l_hbbFlashOffset,
(l_hbbEcc) ? HBB_ECC_WORKING_ADDR : HBB_WORKING_ADDR,
(l_hbbEcc) ? (l_hbbLength * LENGTH_W_ECC)/LENGTH_WO_ECC
: l_hbbLength,
WORDSIZE);
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_WORKING_HANDLEMMIO_RTN);
PNOR::ECC::eccStatus rc = PNOR::ECC::CLEAN;
if(l_hbbEcc)
{
// Remove ECC from HB base code at in working location and
// store result in new working location
rc = PNOR::ECC::removeECC(
reinterpret_cast<uint8_t*>(HBB_ECC_WORKING_ADDR |
IGNORE_HRMOR_MASK),
reinterpret_cast<uint8_t*>(HBB_WORKING_ADDR |
IGNORE_HRMOR_MASK),
l_hbbLength);
if (rc != PNOR::ECC::CLEAN)
{
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_REMOVEECC_RTN);
}
else if (rc != PNOR::ECC::CORRECTED)
{
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_REMOVEECC_CORRECTED);
}
}
if (rc != PNOR::ECC::UNCORRECTABLE)
{
uint64_t *l_src_addr =
reinterpret_cast<uint64_t*>(HBB_WORKING_ADDR |
IGNORE_HRMOR_MASK);
uint64_t *l_dest_addr =
reinterpret_cast<uint64_t*>(HBB_RUNNING_ADDR |
IGNORE_HRMOR_MASK);
// ROM verification of HBB image
verifyContainer(l_src_addr);
// Increment past secure header
#ifdef CONFIG_SECUREBOOT
l_src_addr += PAGE_SIZE/sizeof(uint64_t);
l_hbbLength -= PAGE_SIZE;
#endif
// Copy HBB image into address where it executes
for(uint32_t i = 0;
i < l_hbbLength / sizeof(uint64_t);
i++)
{
l_dest_addr[i] = l_src_addr[i];
}
BOOTLOADER_TRACE(BTLDR_TRC_MAIN_COPY_HBB_DONE);
// Start executing HBB
enterHBB(HBB_HRMOR, HBB_RUNNING_OFFSET);
}
else
{
BOOTLOADER_TRACE_W_BRK(BTLDR_TRC_MAIN_REMOVEECC_FAIL);
/*@
* @errortype
* @moduleid MOD_BOOTLOADER_MAIN
* @reasoncode RC_REMOVE_ECC_FAIL
* @userdata1[0:15] TI_WITH_SRC
* @userdata1[16:31] TI_BOOTLOADER
* @userdata1[32:63] Failing address = 0
* @userdata2[0:31] Word7 = 0
* @userdata2[32:63] Word8 = 0
* @devdesc Uncorrectable ECC error found in HBB
* @custdesc A problem occurred while running processor
* boot code.
*/
bl_terminate(MOD_BOOTLOADER_MAIN,
RC_REMOVE_ECC_FAIL);
}
}
else
{
// Note getHBBSection should have TI'd so won't get here
BOOTLOADER_TRACE_W_BRK(BTLDR_TRC_MAIN_GETHBBSECTION_FAIL);
}
return 0;
}
/** Handle MMIO to copy code/data from location to another.
*
* @param[in] i_srcAddr - The source location.
* @param[in] i_destAddr - The destination location.
* @param[in] i_size - The size of the code/data.
* @param[in] i_ld_st_size - The size of each load/store operation.
*
* @return void.
*/
void handleMMIO(uint64_t i_srcAddr,
uint64_t i_destAddr,
uint32_t i_size,
MMIOLoadStoreSizes i_ld_st_size)
{
BOOTLOADER_TRACE(BTLDR_TRC_HANDLEMMIO_START + i_ld_st_size);
// Set base addresses, Ignore HRMOR setting
uint64_t l_srcAddr_base = i_srcAddr | IGNORE_HRMOR_MASK;
uint64_t l_destAddr_base = i_destAddr | IGNORE_HRMOR_MASK;
uint32_t l_targetGPR = 0;
for(uint32_t i = 0;
i < i_size;
i += i_ld_st_size)
{
// Set addresses
uint64_t l_srcAddr = l_srcAddr_base + i;
uint64_t l_destAddr = l_destAddr_base + i;
if(i_ld_st_size == BYTESIZE)
{
// Cache-inhibited load byte from hypervisor state.
// lbzcix BOP1,Ref_G0,BOP2
asm volatile("lbzcix %0, 0, %1"
: "=r" (l_targetGPR) // output, %0
: "r" (l_srcAddr) // input, %1
: ); // no impacts
// Store byte.
// stbx BOP1,Ref_G0,BOP2
asm volatile("stbx %0,0,%1"
:: "r" (l_targetGPR) , "r" (l_destAddr));
}
else if(i_ld_st_size == WORDSIZE)
{
// Cache-inhibited load word from hypervisor state.
// lwzcix BOP1,Ref_G0,BOP2
asm volatile("lwzcix %0, 0, %1"
: "=r" (l_targetGPR) // output, %0
: "r" (l_srcAddr) // input, %1
: ); // no impacts
// store word.
// stwx BOP1,Ref_G0,BOP2
asm volatile("stwx %0,0,%1"
:: "r" (l_targetGPR) , "r" (l_destAddr));
}
else
{
// Cache-inhibited load double word from hypervisor state.
// ldcix BOP1,Ref_G0,BOP2
asm volatile("ldcix %0, 0, %1"
: "=r" (l_targetGPR) // output, %0
: "r" (l_srcAddr) // input, %1
: ); // no impacts
// Store double word.
// stdx BOP1,Ref_G0,BOP2
asm volatile("stdx %0,0,%1"
:: "r" (l_targetGPR) , "r" (l_destAddr));
}
}
}
} // end namespace Bootloader
|