summaryrefslogtreecommitdiffstats
path: root/src/usr/sbe/sbe_update.C
Commit message (Collapse)AuthorAgeFilesLines
...
* Avoid visible errors during SBE updatePrasad Bg Ranganath2016-07-181-9/+11
| | | | | | | | | | RTC: 135822 Backport: yes Change-Id: I9581abc5f1d0cb4812743190c9914b11c63c0089 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/764 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Set correct HBB address when updating golden side SBE image for MFGBill Hoffa2015-12-051-5/+33
| | | | | | | | | | | Change-Id: Ib1674c9d59e9d63b740103892ae7a49ff099a807 CQ: SW329135 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22260 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Tested-by: FSP CI Jenkins Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Function to set Nest Frequency based off DIMM memory capabilityaalugore2015-09-181-0/+62
| | | | | | | | | | | | | | | | | -Needed for 32x32GB DIMM support -Finds max capable frequency of system and all present DIMMs and deconfigures any DIMM that cannot run at desired frequency -If necessary, Sets Nest Freq and triggers SBE update Change-Id: I9bba92f55f1b67ff4a15d79113f19d39272ec72d RTC:122884 Depends-on:I1dca7196cd02a2704a238665b73b522c9e103936 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17829 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: FSP CI Jenkins Tested-by: Jenkins OP HW Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* SBE Update Support for Adjusted Nest FrequencyAndres Lugo-Reyes2015-09-181-139/+501
| | | | | | | | | | | | | | | | This commit adds a check in istep 8.1 to see if the SBE Seeproms are programmed with the same NEST_FREQ_MHZ attribute value that the system is currently running at. If necessary, it will update the SBE Seeproms in this step which might result in a re-IPL. Change-Id: I1dca7196cd02a2704a238665b73b522c9e103936 RTC:133406 Depends-on:I9bba92f55f1b67ff4a15d79113f19d39272ec72d Backport: release-fips840 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20229 Tested-by: Jenkins Server Tested-by: FSP CI Jenkins Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* MFG Mode Flags to Enable Updating Both sides of SBEBill Hoffa2015-08-181-136/+187
| | | | | | | | | | | | | | | | Created new bit (UPDATE_BOTH_SIDES_OF_SBE) which indicates to update both sides of the SBE image when this flag is enabled Change-Id: Ic922e7876d9e7a61dc9b7e6186390990728cbf96 RTC:123516 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/18186 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: Elizabeth Liner <eliner@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Updating the Start of the SBEs on Slave ProcessorsMike Baiocchi2015-08-121-23/+24
| | | | | | | | | | | | | | | | | | | | | This commit updates how the SBEs of Slave Processors are started, including having them use the same SBE Image (either first or second) that the Master Processor was started from. Change-Id: I434ba387cdfd6b1f9695e8280b04734697f66222 RTC: 117705 CQ:SW317286 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19570 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: MATTHEW A. PLOETZ <maploetz@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Tested-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17614 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Read SBE_VITAL_REG from Master Processor for OpenPower SystemsMike Baiocchi2015-08-121-2/+23
| | | | | | | | | | | | | | | | | | The SBE Update code needs to read the SBE_VITAL_REG to determine which SBE Seeprom a processor used to boot. For OpenPower slave processors this register has not been setup yet at the time it is read, so the master processor's SBE_VITAL_REG will be used instead. Change-Id: I22d9c21c44cf9be9cf5da58bb73cd1e0bcb576b0 CQ: SW312152 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19527 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: MATTHEW A. PLOETZ <maploetz@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Skip SBE Update in istep 6 with simics runningMike Baiocchi2015-04-021-2/+2
| | | | | | | | | | | | | Since the simics sessions do not start with proper SBE Seeprom objects, we need to skip the SBE Update istep 6.10 function resolveProcessorSbeSeeproms(). Change-Id: I5f7b74b6ff04f99ef07e34cd561c831f176b6994 RTC: 124877 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/16301 Tested-by: Jenkins Server Reviewed-by: WILLIAM G. HOFFA <wghoffa@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix compile error with config option SBE_UPDATE_INDEPENDENTStephen Cprek2015-03-111-2/+2
| | | | | | | | | | | | The commit RTC 123369, which moved seeprom code back to SBE namespace did not fail jenkins because no config flags were set. Change-Id: I69d76f7ea52edbbd375763f796faf2c73156bbf4 RTC: 123369 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/16295 Tested-by: Jenkins Server Reviewed-by: MATTHEW A. PLOETZ <maploetz@us.ibm.com> Reviewed-by: Andrew J. Geissler <andrewg@us.ibm.com>
* Remove pnorsbe.C and move seeprom code back to SBE namespaceStephen Cprek2015-03-101-29/+70
| | | | | | | | | | | | | | PNOR code no longer uses getSbeBootSeeprom() and it makes more sense to keep this function in the sbe component Change-Id: Ic984f1af35fcc7346242bee03c69d16796ef7c09 RTC: 123369 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15912 Tested-by: Jenkins Server Reviewed-by: PRACHI GUPTA <pragupta@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Brian H. Horton <brianh@linux.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Update Shutdown Path for SBE UpdatesMike Baiocchi2015-03-011-0/+14
| | | | | | | | | | | | | | | | This change will do the following: -- Flush out a console message to alert the user that the system is shutting down to perform a SBE Update. -- Set the watchdog timer to 15 seconds before shutting down. -- Set the watchdog timer to NO_ACTIONS such that the boot count sensor will handle the re-IPL. Change-Id: I3e8ca07030e50a56cd8bafc514bab036e3fdab96 RTC: 120734 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/16045 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* GOLDEN SBE Update Support - Reconcile SBE images and PNOR sidesMike Baiocchi2015-03-011-33/+91
| | | | | | | | | | | | | | | | This code adds a new function at istep 6 to reconcile the two SBE Seeproms with the PNOR side and mode (ie, 2-sided, golden, etc). It also updates what happens in istep 9 in SBE_UPDATE_INDEPENDENT mode. Change-Id: If71ca52338a179b8cf38cfa336d9790737844715 RTC: 120734 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15790 Tested-by: Jenkins Server Reviewed-by: PRACHI GUPTA <pragupta@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* determine the toc locations in pnorrp and rt_pnor codePrachi Gupta2015-02-241-1/+1
| | | | | | | | | | RTC: 120733 Change-Id: I5372a102ce9761a514a6f7245ca206a2226f1f3b Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15456 Tested-by: Jenkins Server Reviewed-by: STEPHEN M. CPREK <smcprek@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Initial Support of SBE_UPDATE_INDEPENDENT ModeMike Baiocchi2015-02-121-22/+104
| | | | | | | | | | | | | | The base support for SBE_UPDATE_INDEPENDENT mode has been added, where only the "current" SBE SEEPOM being booted has the possibility of being updated. Change-Id: I0df311dcee314718444009120719b0e4c2c8684f RTC: 107721 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15438 Tested-by: Jenkins Server Reviewed-by: STEPHEN M. CPREK <smcprek@us.ibm.com> Reviewed-by: PRACHI GUPTA <pragupta@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Support for Redundant Copy of HB code in PNORStephen Cprek2015-02-021-69/+26
| | | | | | | | | | | | | - 2 TOC's per side - side, sideless, preserved, and readOnly tags - Determine which SEEPROM side HB booted from - Modify gaurd code to not run when gaurd section DNE Change-Id: I62dd27c9aa79c3111d27e647f1b66a7c938ad6e8 RTC:109398 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/14629 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix spelling mistakes using codespell.Patrick Williams2015-01-151-2/+2
| | | | | | | | | | | | - See https://github.com/lucasdemarchi/codespell Change-Id: I03e102d1ebb9473b6226fa9b6edb684fa0218a2f Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15031 Tested-by: Jenkins Server Reviewed-by: STEPHEN M. CPREK <smcprek@us.ibm.com> Reviewed-by: Zane Shelley <zshelle@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Added callout interface for parts such as PNOR and SBENorman James2014-12-181-7/+15
| | | | | | | | | | | | | | Parts supported for callout are PNOR, SBE, VRM, GPIO, etc Change-Id: I6734d58e8e44a7bfd71e87cc4f910bce9473f86d RTC: 109945 CMVC-Coreq: 945677 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/13547 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Reviewed-by: STEPHEN M. CPREK <smcprek@us.ibm.com> Reviewed-by: Andrew J. Geissler <andrewg@us.ibm.com>
* Turn off SBE updates for Palmetto (config override)Brian Silver2014-07-171-0/+6
| | | | | | | | Change-Id: I6965cec51ac3db8f12fb1f1041ae712710972c5b Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/12258 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Debug Build BrokenJosh Rispoli2014-07-161-2/+2
| | | | | | | | | | | Changed updated variables Resolved syntactic compiler errors Change-Id: Ibf631dc342d44712d21f7b566fcaf8007c6580c5 RTC:93634 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/12019 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* SBE Update re-order of operationsMike Baiocchi2014-07-151-26/+19
| | | | | | | | | | | | | When a SBE SEEPROM needs to be updated, the SBE SEEPROM now will be updated first before any request is made to update the MVPD keyword shared with HWSV. Change-Id: I88de77e3ab006ad5edc66780d7b39db0f8d2c800 CQ: SW269286 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/12223 Tested-by: Jenkins Server Reviewed-by: Andrew J. Geissler <andrewg@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Improve SBE Update in istep modeMike Baiocchi2014-07-101-3/+26
| | | | | | | | | | | | Without re-IPL support in istep mode, SBE Update code will update the system such that 2 consecutive isteps will complete a full update. SBE Update in plck mode will not be affected. Change-Id: Ie8a275d4ec0a7b4db211590401da3b7b3f9c8cf4 RTC: 97441 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/12002 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Remove Hostboot SBE Update checks for Venice and istepMike Baiocchi2014-07-071-20/+1
| | | | | | | | | | | | | | This commit re-enables SBE Update support for Brazos/Venice configurations. It also re-enables SBE Update running during an istep call. Change-Id: I60826c2826593e162147295fb9ddb46e14983861 RTC: 97441 CMVC-Prereq: 925354 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10971 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Merge SBE commits from StradaleMike Baiocchi2014-06-301-8/+115
| | | | | | | | | | | | This commit adds hooks into the SBE Update code to handle different modes of operation. It uses the new configuration file setup. Change-Id: I7977664cd54e0f900aece898f6b189d60f856417 RTC: 97484 Origin: Google Shared Technology Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11349 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add customer error descriptions to error log headers.Doug Gilbert2014-06-231-0/+26
| | | | | | | | | | Change-Id: Ibb2f1219b6f2ff27e9b09fea4d36c2616fb7ddf9 RTC: 110397 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11079 Tested-by: Jenkins Server Reviewed-by: Andrew J. Geissler <andrewg@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Update/Fix Murano Simics ConfigurationBill Hoffa2014-06-191-1/+1
| | | | | | | | | | Change-Id: Ie4a93174534e71118504a26b291b329e4bdeb699 CMVC-Prereq: 928342 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11425 Tested-by: Jenkins Server Reviewed-by: STEPHEN M. CPREK <smcprek@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Change copyright prolog for all files to Apache.Patrick Williams2014-05-211-10/+10
| | | | | | | Change-Id: I5664587b4f889099290ef50d50fa9ce5e580e1eb Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11167 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* SBE Update ensures all processors have Master Processor's SBE LevelMike Baiocchi2014-05-211-63/+447
| | | | | | | | | | | | | | | A function was added at the very end of the SBE Update procedure to ensure that any processor continuing with the IPL has the same SBE Image level as the Master Processor. Any processor that had an error during the update process is also deconfigured since we can't trust its SBE Image level. Change-Id: Id6dd46ca71ad97ca9f0e6ba30110ea400102a3b4 RTC: 101539 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10868 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Support for new MNFG_FLAG_FSP_UPDATE_SBE_IMAGEMike Baiocchi2014-05-081-0/+17
| | | | | | | | | | | | Adds attribute support for MNFG_FLAG_FSP_UPDATE_SBE_IMAGE and adds its use to Hostboot SBE Update code. Change-Id: I742390f51e691d268e131127baaad5609f89406a RTC: 97441 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10768 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Improve Core Selection in SBE Update codeMike Baiocchi2014-04-031-11/+30
| | | | | | | | | | | | | | | | This code improves how cores are selected in the case that the p8_xip_customize() procedure can't fit certain cores into the custom SBE image. The fix ensures that 'good' cores are always used when possible. Change-Id: Idf606dca9316879f5aae4c728b582de628a54667 RTC: 98673 Backport: release-fips810 CQ: SW253657 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9842 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add sha512perEC to SBEC and version to WINKStephen Cprek2014-03-211-5/+10
| | | | | | | | | | Change-Id: I2e5dadc3b8b8280d8eaa5e7662e9ecbc4dda5d88 RTC: 96020 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9211 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix how SBE Update selects EXs for p8_xip_customizeMike Baiocchi2014-03-031-7/+54
| | | | | | | | | | | | | This code will add in as many EXs as necessary for p8_xip_customize() and will pass a mask with 0 cores into the function if necessary. Change-Id: Id355ff5440cfea7db3fb87964063e7c39305c346 CQ: SW246073 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9246 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Temporarily Disable Hostboot SBE Updates on BrazosMike Baiocchi2014-02-121-0/+10
| | | | | | | | | | | SBE Update code looks for MODEL attribute on processor and skips the update if it is Venice. To be re-enabled with Story 97441. Change-Id: I42267d5e09cfb8a9e7c3644d06f63f5b68bc68f3 CQ: SW245477 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8772 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* SBE Update code verifies simics is running for sim checkMike Baiocchi2014-02-061-6/+9
| | | | | | | | | | | | SBE Update code must verify it is actually running on simics when looking for the special simics value in the SBE image. Change-Id: Idce720c777ee727d4e71762db533004e9c5da9e0 RTC: 94883 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8378 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* SBE Update won't run in istep IPLMike Baiocchi2014-01-291-2/+77
| | | | | | | | | | | | | | | SBE Update code will check if system is in istep mode and that there is a FSP present. If both are true, then SBE Update will be skipped. Also, informational error logs are created for each successfully updated SBE Seeprom. Change-Id: Ibfd2209d85704c757fde95334b350c1e2b6282c3 RTC: 89503 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8431 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: Brian H. Horton <brianh@linux.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Re-enable SBE UpdateMike Baiocchi2014-01-231-52/+107
| | | | | | | | | | | Re-enabling SBE Update code. Also added better trace for update decisions and re-arranged 1 structure for ease of debugging. Change-Id: I879a3a250b7622145a92e1b2aebaaa3075cba156 RTC:89503 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8244 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Enable Hostboot SBE UpdatesMike Baiocchi2014-01-091-52/+148
| | | | | | | | | | | | | Along with enabling hostboot SBE Updates, this commit also improves the interaction with the p8_xip_customize() HW procedure. Change-Id: Iea1eda7581cba8f9569594678f0cb0b9abb7c742 RTC: 89503 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/7806 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* SBE Update Pre-Enablement ChangesMike Baiocchi2014-01-091-134/+382
| | | | | | | | | | | | These updates are required before enabling hostboot to do the SBE Updates during the IPL. Change-Id: I2b14c1a96940f06589a5712c2126bc51e2546835 RTC: 89503 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/7555 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Handle Multiple TOCs and removed side codeStephen Cprek2013-12-121-1/+0
| | | | | | | | | | | | | Also added Hostboot Base image version header Change-Id: I0fc878a48b9449e5d4875fd14525faefe01b1ace RTC: 34764 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/7276 Tested-by: Jenkins Server Reviewed-by: Brian H. Horton <brianh@linux.ibm.com> Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Restart IPL after SBE UpdateMike Baiocchi2013-12-091-217/+388
| | | | | | | | | | | | | | | Along with some SBE Update improvements, this commit adds additional code to re-IPL the system after an SBE Update has taken place. NOTE: Full SBE Update code path to be enabled with RTC 89503. Change-Id: I6beaee026d3fc6aaa76bfc7ca387d6765754f0c3 RTC: 47033 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/6986 Tested-by: Jenkins Server Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Initial Support for Updating SBE SEEPROMMike Baiocchi2013-10-281-0/+2311
This initial commit will be used to create the new SBE directories and files. It also supports the usr functions to find and copy SBE PNOR images. NOTE: It will not enable Updating SBE SEEPROMs in the IPL. Change-Id: I3f545a134493c7595ce50fd885478bbe606de472 RTC: 47032 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/6311 Tested-by: Jenkins Server Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
OpenPOWER on IntegriCloud