diff options
| author | Christian Geddes <crgeddes@us.ibm.com> | 2019-03-07 15:00:42 -0600 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2019-03-11 17:12:49 -0500 |
| commit | 281c7c93a46370c73ea473a72f579e684577e457 (patch) | |
| tree | 8b2a415085d8dea0f5b54995407cc62e4cf51f7e /src | |
| parent | 373d8a5fb2853166fae097826a4725633e3b23ba (diff) | |
| download | blackbird-hostboot-281c7c93a46370c73ea473a72f579e684577e457.tar.gz blackbird-hostboot-281c7c93a46370c73ea473a72f579e684577e457.zip | |
Skip enabling PM complex (start_stop_engine HWP) in Axone simics
For now, until the OCC / PM complex gets straighted out in simics we
will just skip enabling the PM complex in Axone. We should be able to
continue to boot even while skipping this step.
Change-Id: Ic38c1d46922767c6a9efa14e26932233afacc0d7
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/73033
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com>
Reviewed-by: Matt Derksen <mderkse1@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/usr/isteps/istep15/host_start_stop_engine.C | 7 |
1 files changed, 6 insertions, 1 deletions
diff --git a/src/usr/isteps/istep15/host_start_stop_engine.C b/src/usr/isteps/istep15/host_start_stop_engine.C index a6b3ba8fd..f4dc1153d 100644 --- a/src/usr/isteps/istep15/host_start_stop_engine.C +++ b/src/usr/isteps/istep15/host_start_stop_engine.C @@ -5,7 +5,7 @@ /* */ /* OpenPOWER HostBoot Project */ /* */ -/* Contributors Listed Below - COPYRIGHT 2016,2017 */ +/* Contributors Listed Below - COPYRIGHT 2016,2019 */ /* [+] International Business Machines Corp. */ /* */ /* */ @@ -74,6 +74,9 @@ void* host_start_stop_engine (void *io_pArgs) break; } #endif + +// Skip initializing the PM complex in axone simics for now +#ifndef CONFIG_AXONE_BRING_UP //Use targeting code to get a list of all processors TARGETING::TargetHandleList l_procChips; getAllChips( l_procChips, TARGETING::TYPE_PROC ); @@ -98,6 +101,8 @@ void* host_start_stop_engine (void *io_pArgs) TRACFCOMP( ISTEPS_TRACE::g_trac_isteps_trace, "host_start_stop_engine:: failed on proc with HUID : %d",TARGETING::get_huid(l_procChip) ); } } +#endif + #ifdef CONFIG_IPLTIME_CHECKSTOP_ANALYSIS // Starting SGPE in istep15.4 causes OIMR0 register to be improperly // reset, which breaks the xstop analysis flow during IPL. A hack |
