summaryrefslogtreecommitdiffstats
path: root/src/usr/targeting/common
diff options
context:
space:
mode:
authorJacob Harvey <jlharvey@us.ibm.com>2017-03-27 15:44:17 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-04-17 11:50:19 -0400
commit05f0ee2abdaf68858e506ce800ea98084f9c80d9 (patch)
treeadb4b5e89ace2424f097f2987167b2c2bb0e74e5 /src/usr/targeting/common
parentd76f1bc4576fbe04a51c5ba45f52b01e0cea6006 (diff)
downloadblackbird-hostboot-05f0ee2abdaf68858e506ce800ea98084f9c80d9.tar.gz
blackbird-hostboot-05f0ee2abdaf68858e506ce800ea98084f9c80d9.zip
Fix up setup_cal and vref attrs
Fix bug when setting RD_VREF but not RD_CNTR Change name of MSS_VREF_CAL_STEP_ENABLE to MSS_RDVREF_CAL_STEP_ENABLE Set RD_VREF_CALENABLE_REG in setup_cal Change-Id: Ie4117a53c2ae2e53e7b753cc2b0b127cab0d4caf Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/38484 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/38488 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/usr/targeting/common')
-rw-r--r--src/usr/targeting/common/xmltohb/attribute_types.xml21
-rwxr-xr-xsrc/usr/targeting/common/xmltohb/target_types.xml1
2 files changed, 22 insertions, 0 deletions
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml
index 4a7995c2c..e15387c73 100644
--- a/src/usr/targeting/common/xmltohb/attribute_types.xml
+++ b/src/usr/targeting/common/xmltohb/attribute_types.xml
@@ -32917,6 +32917,27 @@ Measured in GB</description>
</attribute>
<attribute>
+ <id>MSS_RDVREF_CAL_ENABLE</id>
+ <description>
+ A bit vector denoting bits in every DP16 on the port to be calibrated.
+ That is, all of the set bits will be calibrated for all DP16. A value
+ of zero indicates the calibration should not be run.
+ </description>
+ <simpleType>
+ <uint16_t>
+ </uint16_t>
+ <array>2</array>
+ </simpleType>
+ <persistency>volatile-zeroed</persistency>
+ <readable/>
+ <writeable/>
+ <hwpfToHbAttrMap>
+ <id>ATTR_MSS_RDVREF_CAL_ENABLE</id>
+ <macro>DIRECT</macro>
+ </hwpfToHbAttrMap>
+</attribute>
+
+<attribute>
<id>MSS_VREF_DAC_NIBBLE</id>
<description>
Value for VREF DAC nibbles
diff --git a/src/usr/targeting/common/xmltohb/target_types.xml b/src/usr/targeting/common/xmltohb/target_types.xml
index d0a0e529d..06f606140 100755
--- a/src/usr/targeting/common/xmltohb/target_types.xml
+++ b/src/usr/targeting/common/xmltohb/target_types.xml
@@ -1881,6 +1881,7 @@
<attribute><id>EFF_DRAM_RTT_WR</id></attribute>
<attribute><id>EFF_DRAM_RTT_PARK</id></attribute>
<attribute><id>EFF_RANK_GROUP_OVERRIDE</id></attribute>
+ <attribute><id>MSS_RDVREF_CAL_ENABLE</id></attribute>
<attribute><id>MSS_VREF_DAC_NIBBLE</id></attribute>
<attribute><id>MSS_MVPD_FWMS</id></attribute>
</targetType>
OpenPOWER on IntegriCloud