summaryrefslogtreecommitdiffstats
path: root/src/include/algorithm
diff options
context:
space:
mode:
authorStephen Glancy <sglancy@us.ibm.com>2016-09-19 15:54:11 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2016-09-26 11:32:26 -0400
commit54d5006a06b398555c0bb5b7f190949f5c065ca2 (patch)
treecd52892e201cc74dd003f135a5e127c386c7d205 /src/include/algorithm
parent33bce25d8d756219bb10aab368e0b3772fb66a3d (diff)
downloadblackbird-hostboot-54d5006a06b398555c0bb5b7f190949f5c065ca2.tar.gz
blackbird-hostboot-54d5006a06b398555c0bb5b7f190949f5c065ca2.zip
Added WR VREF register API and reset procedures
Added code for the following DP16 registers: WR_VREF_CONFIG0 WR_VREF_CONFIG1 WR_VREF_STATUS0 WR_VREF_STATUS1 WR_VREF_ERROR_MASK WR_VREF_ERROR WR_VREF_VALUE_RP0 WR_VREF_VALUE_RP1 WR_VREF_VALUE_RP2 WR_VREF_VALUE_RP3 Modified reset on WC: WC_RTT_WR_SWAP_ENABLE TK on whether SEQ registers need to be handled: WR_TERM_SWAP0 WR_TERM_SWAP1 Change-Id: Ic5d64e92e6f2976d86b07ea64867decf7e8d37c0 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29908 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29909 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/include/algorithm')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud