summaryrefslogtreecommitdiffstats
path: root/include/bcm5719_SHM_CHANNEL0.h
blob: f91f3fcc406461a6836774fe2bce37755620e8ea (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
////////////////////////////////////////////////////////////////////////////////
///
/// @file       bcm5719_SHM_CHANNEL0.h
///
/// @project    bcm5719
///
/// @brief      bcm5719_SHM_CHANNEL0
///
////////////////////////////////////////////////////////////////////////////////
///
////////////////////////////////////////////////////////////////////////////////
///
/// @copyright Copyright (c) 2018, Evan Lojewski
/// @cond
///
/// All rights reserved.
///
/// Redistribution and use in source and binary forms, with or without
/// modification, are permitted provided that the following conditions are met:
/// 1. Redistributions of source code must retain the above copyright notice,
/// this list of conditions and the following disclaimer.
/// 2. Redistributions in binary form must reproduce the above copyright notice,
/// this list of conditions and the following disclaimer in the documentation
/// and/or other materials provided with the distribution.
/// 3. Neither the name of the <organization> nor the
/// names of its contributors may be used to endorse or promote products
/// derived from this software without specific prior written permission.
///
////////////////////////////////////////////////////////////////////////////////
///
/// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
/// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
/// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
/// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
/// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
/// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
/// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
/// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
/// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
/// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
/// POSSIBILITY OF SUCH DAMAGE.
/// @endcond
////////////////////////////////////////////////////////////////////////////////

/** @defgroup BCM5719_SHM_CHANNEL0_H    bcm5719_SHM_CHANNEL0 */
/** @addtogroup BCM5719_SHM_CHANNEL0_H
 * @{
 */
#ifndef BCM5719_SHM_CHANNEL0_H
#define BCM5719_SHM_CHANNEL0_H

#include <stdint.h>

#ifdef CXX_SIMULATOR /* Compiling c++ simulator code - uses register wrappers */
void init_bcm5719_SHM_CHANNEL0_sim(void* base);
void init_bcm5719_SHM_CHANNEL0(void);

#include <CXXRegister.h>
typedef CXXRegister<uint8_t,  0,  8> BCM5719_SHM_CHANNEL0_H_uint8_t;
typedef CXXRegister<uint16_t, 0, 16> BCM5719_SHM_CHANNEL0_H_uint16_t;
typedef CXXRegister<uint32_t, 0, 32> BCM5719_SHM_CHANNEL0_H_uint32_t;
#define BCM5719_SHM_CHANNEL0_H_uint8_t_bitfield(__pos__, __width__)  CXXRegister<uint8_t,  __pos__, __width__>
#define BCM5719_SHM_CHANNEL0_H_uint16_t_bitfield(__pos__, __width__) CXXRegister<uint16_t, __pos__, __width__>
#define BCM5719_SHM_CHANNEL0_H_uint32_t_bitfield(__pos__, __width__) CXXRegister<uint32_t, __pos__, __width__>
#define register_container struct
#define volatile
#define BITFIELD_BEGIN(__type__, __name__) struct {
#define BITFIELD_MEMBER(__type__, __name__, __offset__, __bits__) __type__##_bitfield(__offset__, __bits__) __name__;
#define BITFIELD_END(__type__, __name__) } __name__;

#else /* Firmware Data types */
typedef uint8_t  BCM5719_SHM_CHANNEL0_H_uint8_t;
typedef uint16_t BCM5719_SHM_CHANNEL0_H_uint16_t;
typedef uint32_t BCM5719_SHM_CHANNEL0_H_uint32_t;
#define register_container union
#define BITFIELD_BEGIN(__type__, __name__) struct {
#define BITFIELD_MEMBER(__type__, __name__, __offset__, __bits__) __type__ __name__:__bits__;
#define BITFIELD_END(__type__, __name__) } __name__;
#endif /* !CXX_SIMULATOR */

#define REG_SHM_CHANNEL0_BASE ((volatile void*)0xc0014900) /* Device APE SHM Channel Registers */
#define REG_SHM_CHANNEL0_SIZE (sizeof(SHM_CHANNEL_t))

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_INFO ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014900) /*  */
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_ENABLED_SHIFT 0u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_ENABLED_MASK  0x1u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_ENABLED(__reg__)  (((__reg__) & 0x1) >> 0u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_ENABLED(__val__)  (((__val__) << 0u) & 0x1u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_TX_PASSTHROUGH_SHIFT 1u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_TX_PASSTHROUGH_MASK  0x2u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_TX_PASSTHROUGH(__reg__)  (((__reg__) & 0x2) >> 1u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_TX_PASSTHROUGH(__val__)  (((__val__) << 1u) & 0x2u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_READY_SHIFT 2u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_READY_MASK  0x4u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_READY(__reg__)  (((__reg__) & 0x4) >> 2u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_READY(__val__)  (((__val__) << 2u) & 0x4u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_INIT_SHIFT 3u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_INIT_MASK  0x8u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_INIT(__reg__)  (((__reg__) & 0x8) >> 3u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_INIT(__val__)  (((__val__) << 3u) & 0x8u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_MFILT_SHIFT 4u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_MFILT_MASK  0x10u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_MFILT(__reg__)  (((__reg__) & 0x10) >> 4u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_MFILT(__val__)  (((__val__) << 4u) & 0x10u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_BFILT_SHIFT 5u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_BFILT_MASK  0x20u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_BFILT(__reg__)  (((__reg__) & 0x20) >> 5u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_BFILT(__val__)  (((__val__) << 5u) & 0x20u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_SERDES_SHIFT 6u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_SERDES_MASK  0x40u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_SERDES(__reg__)  (((__reg__) & 0x40) >> 6u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_SERDES(__val__)  (((__val__) << 6u) & 0x40u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_VLAN_SHIFT 8u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_VLAN_MASK  0x100u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_VLAN(__reg__)  (((__reg__) & 0x100) >> 8u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_VLAN(__val__)  (((__val__) << 8u) & 0x100u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2H_SHIFT 10u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2H_MASK  0x400u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2H(__reg__)  (((__reg__) & 0x400) >> 10u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2H(__val__)  (((__val__) << 10u) & 0x400u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2N_SHIFT 11u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2N_MASK  0x800u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2N(__reg__)  (((__reg__) & 0x800) >> 11u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_B2N(__val__)  (((__val__) << 11u) & 0x800u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_EEE_SHIFT 12u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_EEE_MASK  0x1000u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_EEE(__reg__)  (((__reg__) & 0x1000) >> 12u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_EEE(__val__)  (((__val__) << 12u) & 0x1000u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_DRIVER_SHIFT 14u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_DRIVER_MASK  0x4000u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_DRIVER(__reg__)  (((__reg__) & 0x4000) >> 14u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_DRIVER(__val__)  (((__val__) << 14u) & 0x4000u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_PDEAD_SHIFT 15u
#define     SHM_CHANNEL0_NCSI_CHANNEL_INFO_PDEAD_MASK  0x8000u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_PDEAD(__reg__)  (((__reg__) & 0x8000) >> 15u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_INFO_PDEAD(__val__)  (((__val__) << 15u) & 0x8000u)

/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelInfo. */
typedef register_container RegSHM_CHANNELNcsiChannelInfo_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;

    BITFIELD_BEGIN(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#if defined(__LITTLE_ENDIAN__)
        /** @brief This can be modified via NCSI SELECT PACKAGE and NCSI DESELECT PACKAGE. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Enabled, 0, 1)
        /** @brief TX passthrough has been enabled by BMC NCSI command. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, TXPassthrough, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Ready, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Init, 3, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, MFILT, 4, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, BFILT, 5, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, SERDES, 6, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_7_7, 7, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, VLAN, 8, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_9_9, 9, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, B2H, 10, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, B2N, 11, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EEE, 12, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_13_13, 13, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Driver, 14, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, PDead, 15, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_16, 16, 16)
#elif defined(__BIG_ENDIAN__)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_16, 16, 16)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, PDead, 15, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Driver, 14, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_13_13, 13, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EEE, 12, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, B2N, 11, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, B2H, 10, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_9_9, 9, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, VLAN, 8, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_7_7, 7, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, SERDES, 6, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, BFILT, 5, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, MFILT, 4, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Init, 3, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Ready, 2, 1)
        /** @brief TX passthrough has been enabled by BMC NCSI command. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, TXPassthrough, 1, 1)
        /** @brief This can be modified via NCSI SELECT PACKAGE and NCSI DESELECT PACKAGE. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Enabled, 0, 1)
#else
#error Unknown Endian
#endif
    BITFIELD_END(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelInfo"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelInfo_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelInfo. */
        r32.setName("NcsiChannelInfo");
        bits.Enabled.setBaseRegister(&r32);
        bits.Enabled.setName("Enabled");
        bits.TXPassthrough.setBaseRegister(&r32);
        bits.TXPassthrough.setName("TXPassthrough");
        bits.Ready.setBaseRegister(&r32);
        bits.Ready.setName("Ready");
        bits.Init.setBaseRegister(&r32);
        bits.Init.setName("Init");
        bits.MFILT.setBaseRegister(&r32);
        bits.MFILT.setName("MFILT");
        bits.BFILT.setBaseRegister(&r32);
        bits.BFILT.setName("BFILT");
        bits.SERDES.setBaseRegister(&r32);
        bits.SERDES.setName("SERDES");
        bits.VLAN.setBaseRegister(&r32);
        bits.VLAN.setName("VLAN");
        bits.B2H.setBaseRegister(&r32);
        bits.B2H.setName("B2H");
        bits.B2N.setBaseRegister(&r32);
        bits.B2N.setName("B2N");
        bits.EEE.setBaseRegister(&r32);
        bits.EEE.setName("EEE");
        bits.Driver.setBaseRegister(&r32);
        bits.Driver.setName("Driver");
        bits.PDead.setBaseRegister(&r32);
        bits.PDead.setName("PDead");
    }
    RegSHM_CHANNELNcsiChannelInfo_t& operator=(const RegSHM_CHANNELNcsiChannelInfo_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelInfo_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MCID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014904) /* AEN Management Controller ID, set by BMC when sending AEN ENABLE command and used when sending AENs. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMcid. */
typedef register_container RegSHM_CHANNELNcsiChannelMcid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMcid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMcid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMcid. */
        r32.setName("NcsiChannelMcid");
    }
    RegSHM_CHANNELNcsiChannelMcid_t& operator=(const RegSHM_CHANNELNcsiChannelMcid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMcid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_AEN ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014908) /* Set via NCSI ENABLE AEN. */
#define     SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_LINK_STATUS_CHANGE_AEN_SHIFT 0u
#define     SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_LINK_STATUS_CHANGE_AEN_MASK  0x1u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_LINK_STATUS_CHANGE_AEN(__reg__)  (((__reg__) & 0x1) >> 0u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_LINK_STATUS_CHANGE_AEN(__val__)  (((__val__) << 0u) & 0x1u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_CONFIGURATION_REQUIRED_AEN_SHIFT 1u
#define     SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_CONFIGURATION_REQUIRED_AEN_MASK  0x2u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_CONFIGURATION_REQUIRED_AEN(__reg__)  (((__reg__) & 0x2) >> 1u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_CONFIGURATION_REQUIRED_AEN(__val__)  (((__val__) << 1u) & 0x2u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_HOST_NC_DRIVER_STATUS_CHANGE_AEN_SHIFT 2u
#define     SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_HOST_NC_DRIVER_STATUS_CHANGE_AEN_MASK  0x4u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_HOST_NC_DRIVER_STATUS_CHANGE_AEN(__reg__)  (((__reg__) & 0x4) >> 2u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_AEN_ENABLE_HOST_NC_DRIVER_STATUS_CHANGE_AEN(__val__)  (((__val__) << 2u) & 0x4u)

/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelAen. */
typedef register_container RegSHM_CHANNELNcsiChannelAen_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;

    BITFIELD_BEGIN(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#if defined(__LITTLE_ENDIAN__)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EnableLinkStatusChangeAEN, 0, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EnableConfigurationRequiredAEN, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EnableHostNCDriverStatusChangeAEN, 2, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_3, 3, 29)
#elif defined(__BIG_ENDIAN__)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_3, 3, 29)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EnableHostNCDriverStatusChangeAEN, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EnableConfigurationRequiredAEN, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, EnableLinkStatusChangeAEN, 0, 1)
#else
#error Unknown Endian
#endif
    BITFIELD_END(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelAen"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelAen_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelAen. */
        r32.setName("NcsiChannelAen");
        bits.EnableLinkStatusChangeAEN.setBaseRegister(&r32);
        bits.EnableLinkStatusChangeAEN.setName("EnableLinkStatusChangeAEN");
        bits.EnableConfigurationRequiredAEN.setBaseRegister(&r32);
        bits.EnableConfigurationRequiredAEN.setName("EnableConfigurationRequiredAEN");
        bits.EnableHostNCDriverStatusChangeAEN.setBaseRegister(&r32);
        bits.EnableHostNCDriverStatusChangeAEN.setName("EnableHostNCDriverStatusChangeAEN");
    }
    RegSHM_CHANNELNcsiChannelAen_t& operator=(const RegSHM_CHANNELNcsiChannelAen_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelAen_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_BFILT ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001490c) /*  */
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_ARP_PACKET_SHIFT 0u
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_ARP_PACKET_MASK  0x1u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_ARP_PACKET(__reg__)  (((__reg__) & 0x1) >> 0u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_ARP_PACKET(__val__)  (((__val__) << 0u) & 0x1u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_CLIENT_PACKET_SHIFT 1u
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_CLIENT_PACKET_MASK  0x2u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_CLIENT_PACKET(__reg__)  (((__reg__) & 0x2) >> 1u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_CLIENT_PACKET(__val__)  (((__val__) << 1u) & 0x2u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_SERVER_PACKET_SHIFT 2u
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_SERVER_PACKET_MASK  0x4u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_SERVER_PACKET(__reg__)  (((__reg__) & 0x4) >> 2u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_DHCP_SERVER_PACKET(__val__)  (((__val__) << 2u) & 0x4u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_NETBIOS_PACKET_SHIFT 3u
#define     SHM_CHANNEL0_NCSI_CHANNEL_BFILT_NETBIOS_PACKET_MASK  0x8u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_NETBIOS_PACKET(__reg__)  (((__reg__) & 0x8) >> 3u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_BFILT_NETBIOS_PACKET(__val__)  (((__val__) << 3u) & 0x8u)

/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelBfilt. */
typedef register_container RegSHM_CHANNELNcsiChannelBfilt_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;

    BITFIELD_BEGIN(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#if defined(__LITTLE_ENDIAN__)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, ARPPacket, 0, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, DHCPClientPacket, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, DHCPServerPacket, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, NetBIOSPacket, 3, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_4, 4, 28)
#elif defined(__BIG_ENDIAN__)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_4, 4, 28)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, NetBIOSPacket, 3, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, DHCPServerPacket, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, DHCPClientPacket, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, ARPPacket, 0, 1)
#else
#error Unknown Endian
#endif
    BITFIELD_END(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelBfilt"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelBfilt_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelBfilt. */
        r32.setName("NcsiChannelBfilt");
        bits.ARPPacket.setBaseRegister(&r32);
        bits.ARPPacket.setName("ARPPacket");
        bits.DHCPClientPacket.setBaseRegister(&r32);
        bits.DHCPClientPacket.setName("DHCPClientPacket");
        bits.DHCPServerPacket.setBaseRegister(&r32);
        bits.DHCPServerPacket.setName("DHCPServerPacket");
        bits.NetBIOSPacket.setBaseRegister(&r32);
        bits.NetBIOSPacket.setName("NetBIOSPacket");
    }
    RegSHM_CHANNELNcsiChannelBfilt_t& operator=(const RegSHM_CHANNELNcsiChannelBfilt_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelBfilt_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MFILT ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014910) /*  */
#define     SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_NEIGHBOUR_ADVERTISEMENT_SHIFT 0u
#define     SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_NEIGHBOUR_ADVERTISEMENT_MASK  0x1u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_NEIGHBOUR_ADVERTISEMENT(__reg__)  (((__reg__) & 0x1) >> 0u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_NEIGHBOUR_ADVERTISEMENT(__val__)  (((__val__) << 0u) & 0x1u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_ROUTER_ADVERTISEMENT_SHIFT 1u
#define     SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_ROUTER_ADVERTISEMENT_MASK  0x2u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_ROUTER_ADVERTISEMENT(__reg__)  (((__reg__) & 0x2) >> 1u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_MFILT_IPV6_ROUTER_ADVERTISEMENT(__val__)  (((__val__) << 1u) & 0x2u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_MFILT_DHCPV6_RELAY_AND_SERVER_MULTICAST_SHIFT 2u
#define     SHM_CHANNEL0_NCSI_CHANNEL_MFILT_DHCPV6_RELAY_AND_SERVER_MULTICAST_MASK  0x4u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_MFILT_DHCPV6_RELAY_AND_SERVER_MULTICAST(__reg__)  (((__reg__) & 0x4) >> 2u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_MFILT_DHCPV6_RELAY_AND_SERVER_MULTICAST(__val__)  (((__val__) << 2u) & 0x4u)

/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMfilt. */
typedef register_container RegSHM_CHANNELNcsiChannelMfilt_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;

    BITFIELD_BEGIN(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#if defined(__LITTLE_ENDIAN__)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, IPv6NeighbourAdvertisement, 0, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, IPv6RouterAdvertisement, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, DHCPv6RelayandServerMulticast, 2, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_3, 3, 29)
#elif defined(__BIG_ENDIAN__)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_3, 3, 29)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, DHCPv6RelayandServerMulticast, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, IPv6RouterAdvertisement, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, IPv6NeighbourAdvertisement, 0, 1)
#else
#error Unknown Endian
#endif
    BITFIELD_END(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMfilt"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMfilt_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMfilt. */
        r32.setName("NcsiChannelMfilt");
        bits.IPv6NeighbourAdvertisement.setBaseRegister(&r32);
        bits.IPv6NeighbourAdvertisement.setName("IPv6NeighbourAdvertisement");
        bits.IPv6RouterAdvertisement.setBaseRegister(&r32);
        bits.IPv6RouterAdvertisement.setName("IPv6RouterAdvertisement");
        bits.DHCPv6RelayandServerMulticast.setBaseRegister(&r32);
        bits.DHCPv6RelayandServerMulticast.setName("DHCPv6RelayandServerMulticast");
    }
    RegSHM_CHANNELNcsiChannelMfilt_t& operator=(const RegSHM_CHANNELNcsiChannelMfilt_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMfilt_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1 ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014914) /* This is the "Link Settings" value from NCSI Set Link. */
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_AUTONEGOTIATION_ENABLED_SHIFT 0u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_AUTONEGOTIATION_ENABLED_MASK  0x1u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_AUTONEGOTIATION_ENABLED(__reg__)  (((__reg__) & 0x1) >> 0u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_AUTONEGOTIATION_ENABLED(__val__)  (((__val__) << 0u) & 0x1u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10M_ENABLE_SHIFT 1u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10M_ENABLE_MASK  0x2u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10M_ENABLE(__reg__)  (((__reg__) & 0x2) >> 1u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10M_ENABLE(__val__)  (((__val__) << 1u) & 0x2u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_100M_ENABLE_SHIFT 2u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_100M_ENABLE_MASK  0x4u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_100M_ENABLE(__reg__)  (((__reg__) & 0x4) >> 2u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_100M_ENABLE(__val__)  (((__val__) << 2u) & 0x4u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_1000M_ENABLE_SHIFT 3u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_1000M_ENABLE_MASK  0x8u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_1000M_ENABLE(__reg__)  (((__reg__) & 0x8) >> 3u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_1000M_ENABLE(__val__)  (((__val__) << 3u) & 0x8u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10G_ENABLE_SHIFT 4u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10G_ENABLE_MASK  0x10u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10G_ENABLE(__reg__)  (((__reg__) & 0x10) >> 4u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_LINK_SPEED_10G_ENABLE(__val__)  (((__val__) << 4u) & 0x10u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_HALF_DUPLEX_ENABLE_SHIFT 8u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_HALF_DUPLEX_ENABLE_MASK  0x100u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_HALF_DUPLEX_ENABLE(__reg__)  (((__reg__) & 0x100) >> 8u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_HALF_DUPLEX_ENABLE(__val__)  (((__val__) << 8u) & 0x100u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_FULL_DUPLEX_ENABLE_SHIFT 9u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_FULL_DUPLEX_ENABLE_MASK  0x200u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_FULL_DUPLEX_ENABLE(__reg__)  (((__reg__) & 0x200) >> 9u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_FULL_DUPLEX_ENABLE(__val__)  (((__val__) << 9u) & 0x200u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_PAUSE_CAPABILITY_ENABLE_SHIFT 10u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_PAUSE_CAPABILITY_ENABLE_MASK  0x400u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_PAUSE_CAPABILITY_ENABLE(__reg__)  (((__reg__) & 0x400) >> 10u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_PAUSE_CAPABILITY_ENABLE(__val__)  (((__val__) << 10u) & 0x400u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_ASYMMETRIC_PAUSE_CAPABILITY_ENABLE_SHIFT 11u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_ASYMMETRIC_PAUSE_CAPABILITY_ENABLE_MASK  0x800u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_ASYMMETRIC_PAUSE_CAPABILITY_ENABLE(__reg__)  (((__reg__) & 0x800) >> 11u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_ASYMMETRIC_PAUSE_CAPABILITY_ENABLE(__val__)  (((__val__) << 11u) & 0x800u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_OEM_LINK_SETTINGS_FIELD_VALID_SHIFT 12u
#define     SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_OEM_LINK_SETTINGS_FIELD_VALID_MASK  0x1000u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_OEM_LINK_SETTINGS_FIELD_VALID(__reg__)  (((__reg__) & 0x1000) >> 12u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_1_OEM_LINK_SETTINGS_FIELD_VALID(__val__)  (((__val__) << 12u) & 0x1000u)

/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelSetting1. */
typedef register_container RegSHM_CHANNELNcsiChannelSetting1_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;

    BITFIELD_BEGIN(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#if defined(__LITTLE_ENDIAN__)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Autonegotiationenabled, 0, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed10Menable, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed100Menable, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed1000Menable, 3, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed10Genable, 4, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_7_5, 5, 3)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Halfduplexenable, 8, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Fullduplexenable, 9, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Pausecapabilityenable, 10, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Asymmetricpausecapabilityenable, 11, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, OEMlinksettingsfieldvalid, 12, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_13, 13, 19)
#elif defined(__BIG_ENDIAN__)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_13, 13, 19)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, OEMlinksettingsfieldvalid, 12, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Asymmetricpausecapabilityenable, 11, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Pausecapabilityenable, 10, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Fullduplexenable, 9, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Halfduplexenable, 8, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_7_5, 5, 3)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed10Genable, 4, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed1000Menable, 3, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed100Menable, 2, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed10Menable, 1, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Autonegotiationenabled, 0, 1)
#else
#error Unknown Endian
#endif
    BITFIELD_END(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelSetting1"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelSetting1_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelSetting1. */
        r32.setName("NcsiChannelSetting1");
        bits.Autonegotiationenabled.setBaseRegister(&r32);
        bits.Autonegotiationenabled.setName("Autonegotiationenabled");
        bits.LinkSpeed10Menable.setBaseRegister(&r32);
        bits.LinkSpeed10Menable.setName("LinkSpeed10Menable");
        bits.LinkSpeed100Menable.setBaseRegister(&r32);
        bits.LinkSpeed100Menable.setName("LinkSpeed100Menable");
        bits.LinkSpeed1000Menable.setBaseRegister(&r32);
        bits.LinkSpeed1000Menable.setName("LinkSpeed1000Menable");
        bits.LinkSpeed10Genable.setBaseRegister(&r32);
        bits.LinkSpeed10Genable.setName("LinkSpeed10Genable");
        bits.Halfduplexenable.setBaseRegister(&r32);
        bits.Halfduplexenable.setName("Halfduplexenable");
        bits.Fullduplexenable.setBaseRegister(&r32);
        bits.Fullduplexenable.setName("Fullduplexenable");
        bits.Pausecapabilityenable.setBaseRegister(&r32);
        bits.Pausecapabilityenable.setName("Pausecapabilityenable");
        bits.Asymmetricpausecapabilityenable.setBaseRegister(&r32);
        bits.Asymmetricpausecapabilityenable.setName("Asymmetricpausecapabilityenable");
        bits.OEMlinksettingsfieldvalid.setBaseRegister(&r32);
        bits.OEMlinksettingsfieldvalid.setName("OEMlinksettingsfieldvalid");
    }
    RegSHM_CHANNELNcsiChannelSetting1_t& operator=(const RegSHM_CHANNELNcsiChannelSetting1_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelSetting1_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_SETTING_2 ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014918) /* This is the "OEM Settings" value from NCSI Set Link. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelSetting2. */
typedef register_container RegSHM_CHANNELNcsiChannelSetting2_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelSetting2"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelSetting2_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelSetting2. */
        r32.setName("NcsiChannelSetting2");
    }
    RegSHM_CHANNELNcsiChannelSetting2_t& operator=(const RegSHM_CHANNELNcsiChannelSetting2_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelSetting2_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_VLAN ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001491c) /* Receives VLAN mode from NCSI specification "Enable VLAN" command. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelVlan. */
typedef register_container RegSHM_CHANNELNcsiChannelVlan_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelVlan"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelVlan_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelVlan. */
        r32.setName("NcsiChannelVlan");
    }
    RegSHM_CHANNELNcsiChannelVlan_t& operator=(const RegSHM_CHANNELNcsiChannelVlan_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelVlan_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_ALT_HOST_MAC_HIGH ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014924) /* Lower 16 bits of this word contains upper 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelAltHostMacHigh. */
typedef register_container RegSHM_CHANNELNcsiChannelAltHostMacHigh_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelAltHostMacHigh"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelAltHostMacHigh_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelAltHostMacHigh. */
        r32.setName("NcsiChannelAltHostMacHigh");
    }
    RegSHM_CHANNELNcsiChannelAltHostMacHigh_t& operator=(const RegSHM_CHANNELNcsiChannelAltHostMacHigh_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelAltHostMacHigh_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_ALT_HOST_MAC_MID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014928) /* Lower 16 bits of this word contains mid 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelAltHostMacMid. */
typedef register_container RegSHM_CHANNELNcsiChannelAltHostMacMid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelAltHostMacMid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelAltHostMacMid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelAltHostMacMid. */
        r32.setName("NcsiChannelAltHostMacMid");
    }
    RegSHM_CHANNELNcsiChannelAltHostMacMid_t& operator=(const RegSHM_CHANNELNcsiChannelAltHostMacMid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelAltHostMacMid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_ALT_HOST_MAC_LOW ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001492c) /* Lower 16 bits of this word contains low 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelAltHostMacLow. */
typedef register_container RegSHM_CHANNELNcsiChannelAltHostMacLow_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelAltHostMacLow"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelAltHostMacLow_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelAltHostMacLow. */
        r32.setName("NcsiChannelAltHostMacLow");
    }
    RegSHM_CHANNELNcsiChannelAltHostMacLow_t& operator=(const RegSHM_CHANNELNcsiChannelAltHostMacLow_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelAltHostMacLow_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC0_HIGH ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014934) /* Lower 16 bits of this word contains upper 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac0High. */
typedef register_container RegSHM_CHANNELNcsiChannelMac0High_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac0High"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac0High_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac0High. */
        r32.setName("NcsiChannelMac0High");
    }
    RegSHM_CHANNELNcsiChannelMac0High_t& operator=(const RegSHM_CHANNELNcsiChannelMac0High_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac0High_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC0_MID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014938) /* Lower 16 bits of this word contains mid 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac0Mid. */
typedef register_container RegSHM_CHANNELNcsiChannelMac0Mid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac0Mid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac0Mid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac0Mid. */
        r32.setName("NcsiChannelMac0Mid");
    }
    RegSHM_CHANNELNcsiChannelMac0Mid_t& operator=(const RegSHM_CHANNELNcsiChannelMac0Mid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac0Mid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC0_LOW ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001493c) /* Lower 16 bits of this word contains low 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac0Low. */
typedef register_container RegSHM_CHANNELNcsiChannelMac0Low_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac0Low"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac0Low_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac0Low. */
        r32.setName("NcsiChannelMac0Low");
    }
    RegSHM_CHANNELNcsiChannelMac0Low_t& operator=(const RegSHM_CHANNELNcsiChannelMac0Low_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac0Low_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC1_HIGH ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014944) /* Lower 16 bits of this word contains upper 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac1High. */
typedef register_container RegSHM_CHANNELNcsiChannelMac1High_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac1High"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac1High_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac1High. */
        r32.setName("NcsiChannelMac1High");
    }
    RegSHM_CHANNELNcsiChannelMac1High_t& operator=(const RegSHM_CHANNELNcsiChannelMac1High_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac1High_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC1_MID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014948) /* Lower 16 bits of this word contains mid 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac1Mid. */
typedef register_container RegSHM_CHANNELNcsiChannelMac1Mid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac1Mid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac1Mid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac1Mid. */
        r32.setName("NcsiChannelMac1Mid");
    }
    RegSHM_CHANNELNcsiChannelMac1Mid_t& operator=(const RegSHM_CHANNELNcsiChannelMac1Mid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac1Mid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC1_LOW ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001494c) /* Lower 16 bits of this word contains low 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac1Low. */
typedef register_container RegSHM_CHANNELNcsiChannelMac1Low_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac1Low"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac1Low_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac1Low. */
        r32.setName("NcsiChannelMac1Low");
    }
    RegSHM_CHANNELNcsiChannelMac1Low_t& operator=(const RegSHM_CHANNELNcsiChannelMac1Low_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac1Low_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC2_HIGH ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014954) /* Lower 16 bits of this word contains upper 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac2High. */
typedef register_container RegSHM_CHANNELNcsiChannelMac2High_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac2High"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac2High_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac2High. */
        r32.setName("NcsiChannelMac2High");
    }
    RegSHM_CHANNELNcsiChannelMac2High_t& operator=(const RegSHM_CHANNELNcsiChannelMac2High_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac2High_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC2_MID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014958) /* Lower 16 bits of this word contains mid 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac2Mid. */
typedef register_container RegSHM_CHANNELNcsiChannelMac2Mid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac2Mid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac2Mid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac2Mid. */
        r32.setName("NcsiChannelMac2Mid");
    }
    RegSHM_CHANNELNcsiChannelMac2Mid_t& operator=(const RegSHM_CHANNELNcsiChannelMac2Mid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac2Mid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC2_LOW ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001495c) /* Lower 16 bits of this word contains low 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac2Low. */
typedef register_container RegSHM_CHANNELNcsiChannelMac2Low_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac2Low"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac2Low_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac2Low. */
        r32.setName("NcsiChannelMac2Low");
    }
    RegSHM_CHANNELNcsiChannelMac2Low_t& operator=(const RegSHM_CHANNELNcsiChannelMac2Low_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac2Low_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC3_HIGH ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014964) /* Lower 16 bits of this word contains upper 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac3High. */
typedef register_container RegSHM_CHANNELNcsiChannelMac3High_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac3High"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac3High_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac3High. */
        r32.setName("NcsiChannelMac3High");
    }
    RegSHM_CHANNELNcsiChannelMac3High_t& operator=(const RegSHM_CHANNELNcsiChannelMac3High_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac3High_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC3_MID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014968) /* Lower 16 bits of this word contains mid 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac3Mid. */
typedef register_container RegSHM_CHANNELNcsiChannelMac3Mid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac3Mid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac3Mid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac3Mid. */
        r32.setName("NcsiChannelMac3Mid");
    }
    RegSHM_CHANNELNcsiChannelMac3Mid_t& operator=(const RegSHM_CHANNELNcsiChannelMac3Mid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac3Mid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC3_LOW ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001496c) /* Lower 16 bits of this word contains low 16 bits of the MAC. */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac3Low. */
typedef register_container RegSHM_CHANNELNcsiChannelMac3Low_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac3Low"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac3Low_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac3Low. */
        r32.setName("NcsiChannelMac3Low");
    }
    RegSHM_CHANNELNcsiChannelMac3Low_t& operator=(const RegSHM_CHANNELNcsiChannelMac3Low_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac3Low_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC0_VLAN_VALID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014970) /* Nonzero indicates VLAN field is valid */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac0VlanValid. */
typedef register_container RegSHM_CHANNELNcsiChannelMac0VlanValid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac0VlanValid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac0VlanValid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac0VlanValid. */
        r32.setName("NcsiChannelMac0VlanValid");
    }
    RegSHM_CHANNELNcsiChannelMac0VlanValid_t& operator=(const RegSHM_CHANNELNcsiChannelMac0VlanValid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac0VlanValid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC0_VLAN ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014974) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac0Vlan. */
typedef register_container RegSHM_CHANNELNcsiChannelMac0Vlan_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac0Vlan"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac0Vlan_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac0Vlan. */
        r32.setName("NcsiChannelMac0Vlan");
    }
    RegSHM_CHANNELNcsiChannelMac0Vlan_t& operator=(const RegSHM_CHANNELNcsiChannelMac0Vlan_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac0Vlan_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC1_VLAN_VALID ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014978) /* Nonzero indicates VLAN field is valid */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac1VlanValid. */
typedef register_container RegSHM_CHANNELNcsiChannelMac1VlanValid_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac1VlanValid"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac1VlanValid_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac1VlanValid. */
        r32.setName("NcsiChannelMac1VlanValid");
    }
    RegSHM_CHANNELNcsiChannelMac1VlanValid_t& operator=(const RegSHM_CHANNELNcsiChannelMac1VlanValid_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac1VlanValid_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_MAC1_VLAN ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001497c) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelMac1Vlan. */
typedef register_container RegSHM_CHANNELNcsiChannelMac1Vlan_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelMac1Vlan"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelMac1Vlan_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelMac1Vlan. */
        r32.setName("NcsiChannelMac1Vlan");
    }
    RegSHM_CHANNELNcsiChannelMac1Vlan_t& operator=(const RegSHM_CHANNELNcsiChannelMac1Vlan_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelMac1Vlan_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_STATUS ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014980) /*  */
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_UP_SHIFT 0u
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_UP_MASK  0x1u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_UP(__reg__)  (((__reg__) & 0x1) >> 0u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_UP(__val__)  (((__val__) << 0u) & 0x1u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_STATUS_SHIFT 1u
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_STATUS_MASK  0x1eu
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_STATUS(__reg__)  (((__reg__) & 0x1e) >> 1u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_STATUS(__val__)  (((__val__) << 1u) & 0x1eu)
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_SERDES_SHIFT 5u
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_SERDES_MASK  0x20u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_SERDES(__reg__)  (((__reg__) & 0x20) >> 5u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_SERDES(__val__)  (((__val__) << 5u) & 0x20u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_AUTONEGOTIATION_COMPLETE_SHIFT 6u
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_AUTONEGOTIATION_COMPLETE_MASK  0x40u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_AUTONEGOTIATION_COMPLETE(__reg__)  (((__reg__) & 0x40) >> 6u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_AUTONEGOTIATION_COMPLETE(__val__)  (((__val__) << 6u) & 0x40u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_FULL_DUPLEX_CAPABLE_SHIFT 9u
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_FULL_DUPLEX_CAPABLE_MASK  0x200u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_FULL_DUPLEX_CAPABLE(__reg__)  (((__reg__) & 0x200) >> 9u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_FULL_DUPLEX_CAPABLE(__val__)  (((__val__) << 9u) & 0x200u)
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_HALS_DUPLEX_CAPABLE_SHIFT 10u
#define     SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_HALS_DUPLEX_CAPABLE_MASK  0x400u
#define GET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_HALS_DUPLEX_CAPABLE(__reg__)  (((__reg__) & 0x400) >> 10u)
#define SET_SHM_CHANNEL0_NCSI_CHANNEL_STATUS_LINK_SPEED_1000M_HALS_DUPLEX_CAPABLE(__val__)  (((__val__) << 10u) & 0x400u)

/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelStatus. */
typedef register_container RegSHM_CHANNELNcsiChannelStatus_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;

    BITFIELD_BEGIN(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#if defined(__LITTLE_ENDIAN__)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Linkup, 0, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkStatus, 1, 4)
        /** @brief Set from MII_REG_CONTROL__AUTO_NEGOTIATION_ENABLE. Set unconditionally in SERDES case. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, SERDES, 5, 1)
        /** @brief Set if autonegotiation is complete. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, AutonegotiationComplete, 6, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_8_7, 7, 2)
        /** @brief Link partner 1000BASE-T full duplex capable */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed1000MFullDuplexCapable, 9, 1)
        /** @brief Link partner 1000BASE-T half duplex capable */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed1000MHalsDuplexCapable, 10, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_11, 11, 21)
#elif defined(__BIG_ENDIAN__)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_31_11, 11, 21)
        /** @brief Link partner 1000BASE-T half duplex capable */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed1000MHalsDuplexCapable, 10, 1)
        /** @brief Link partner 1000BASE-T full duplex capable */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkSpeed1000MFullDuplexCapable, 9, 1)
        /** @brief Padding */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, reserved_8_7, 7, 2)
        /** @brief Set if autonegotiation is complete. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, AutonegotiationComplete, 6, 1)
        /** @brief Set from MII_REG_CONTROL__AUTO_NEGOTIATION_ENABLE. Set unconditionally in SERDES case. */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, SERDES, 5, 1)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, LinkStatus, 1, 4)
        /** @brief  */
        BITFIELD_MEMBER(BCM5719_SHM_CHANNEL0_H_uint32_t, Linkup, 0, 1)
#else
#error Unknown Endian
#endif
    BITFIELD_END(BCM5719_SHM_CHANNEL0_H_uint32_t, bits)
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelStatus"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelStatus_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelStatus. */
        r32.setName("NcsiChannelStatus");
        bits.Linkup.setBaseRegister(&r32);
        bits.Linkup.setName("Linkup");
        bits.LinkStatus.setBaseRegister(&r32);
        bits.LinkStatus.setName("LinkStatus");
        bits.SERDES.setBaseRegister(&r32);
        bits.SERDES.setName("SERDES");
        bits.AutonegotiationComplete.setBaseRegister(&r32);
        bits.AutonegotiationComplete.setName("AutonegotiationComplete");
        bits.LinkSpeed1000MFullDuplexCapable.setBaseRegister(&r32);
        bits.LinkSpeed1000MFullDuplexCapable.setName("LinkSpeed1000MFullDuplexCapable");
        bits.LinkSpeed1000MHalsDuplexCapable.setBaseRegister(&r32);
        bits.LinkSpeed1000MHalsDuplexCapable.setName("LinkSpeed1000MHalsDuplexCapable");
    }
    RegSHM_CHANNELNcsiChannelStatus_t& operator=(const RegSHM_CHANNELNcsiChannelStatus_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelStatus_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_RESET_COUNT ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014984) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelResetCount. */
typedef register_container RegSHM_CHANNELNcsiChannelResetCount_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelResetCount"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelResetCount_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelResetCount. */
        r32.setName("NcsiChannelResetCount");
    }
    RegSHM_CHANNELNcsiChannelResetCount_t& operator=(const RegSHM_CHANNELNcsiChannelResetCount_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelResetCount_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_PXE ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014988) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelPxe. */
typedef register_container RegSHM_CHANNELNcsiChannelPxe_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelPxe"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelPxe_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelPxe. */
        r32.setName("NcsiChannelPxe");
    }
    RegSHM_CHANNELNcsiChannelPxe_t& operator=(const RegSHM_CHANNELNcsiChannelPxe_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelPxe_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_DROPFIL ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc001498c) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelDropfil. */
typedef register_container RegSHM_CHANNELNcsiChannelDropfil_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelDropfil"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelDropfil_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelDropfil. */
        r32.setName("NcsiChannelDropfil");
    }
    RegSHM_CHANNELNcsiChannelDropfil_t& operator=(const RegSHM_CHANNELNcsiChannelDropfil_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelDropfil_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_SLINK ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc0014990) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelSlink. */
typedef register_container RegSHM_CHANNELNcsiChannelSlink_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelSlink"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelSlink_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelSlink. */
        r32.setName("NcsiChannelSlink");
    }
    RegSHM_CHANNELNcsiChannelSlink_t& operator=(const RegSHM_CHANNELNcsiChannelSlink_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelSlink_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_DBG ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149a0) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelDbg. */
typedef register_container RegSHM_CHANNELNcsiChannelDbg_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelDbg"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelDbg_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelDbg. */
        r32.setName("NcsiChannelDbg");
    }
    RegSHM_CHANNELNcsiChannelDbg_t& operator=(const RegSHM_CHANNELNcsiChannelDbg_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelDbg_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_RX ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149b0) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatRx. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatRx_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatRx"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatRx_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatRx. */
        r32.setName("NcsiChannelCtrlstatRx");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatRx_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatRx_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatRx_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_DROPPED ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149b4) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatDropped. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatDropped_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatDropped"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatDropped_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatDropped. */
        r32.setName("NcsiChannelCtrlstatDropped");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatDropped_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatDropped_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatDropped_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_TYPE_ERR ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149b8) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatTypeErr. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatTypeErr_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatTypeErr"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatTypeErr_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatTypeErr. */
        r32.setName("NcsiChannelCtrlstatTypeErr");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatTypeErr_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatTypeErr_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatTypeErr_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_BAD_CSUM ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149bc) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatBadCsum. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatBadCsum_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatBadCsum"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatBadCsum_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatBadCsum. */
        r32.setName("NcsiChannelCtrlstatBadCsum");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatBadCsum_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatBadCsum_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatBadCsum_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_ALL_RX ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149c0) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatAllRx. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatAllRx_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatAllRx"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatAllRx_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatAllRx. */
        r32.setName("NcsiChannelCtrlstatAllRx");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatAllRx_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatAllRx_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatAllRx_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_ALL_TX ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149c4) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatAllTx. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatAllTx_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatAllTx"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatAllTx_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatAllTx. */
        r32.setName("NcsiChannelCtrlstatAllTx");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatAllTx_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatAllTx_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatAllTx_t;

#define REG_SHM_CHANNEL0_NCSI_CHANNEL_CTRLSTAT_ALL_AEN ((volatile BCM5719_SHM_CHANNEL0_H_uint32_t*)0xc00149c8) /*  */
/** @brief Register definition for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatAllAen. */
typedef register_container RegSHM_CHANNELNcsiChannelCtrlstatAllAen_t {
    /** @brief 32bit direct register access. */
    BCM5719_SHM_CHANNEL0_H_uint32_t r32;
#ifdef CXX_SIMULATOR
    /** @brief Register name for use with the simulator. */
    const char* getName(void) { return "NcsiChannelCtrlstatAllAen"; }

    /** @brief Print register value. */
    void print(void) { r32.print(); }

    RegSHM_CHANNELNcsiChannelCtrlstatAllAen_t()
    {
        /** @brief constructor for @ref SHM_CHANNEL_t.NcsiChannelCtrlstatAllAen. */
        r32.setName("NcsiChannelCtrlstatAllAen");
    }
    RegSHM_CHANNELNcsiChannelCtrlstatAllAen_t& operator=(const RegSHM_CHANNELNcsiChannelCtrlstatAllAen_t& other)
    {
        r32 = other.r32;
        return *this;
    }
#endif /* CXX_SIMULATOR */
} RegSHM_CHANNELNcsiChannelCtrlstatAllAen_t;

/** @brief Component definition for @ref SHM_CHANNEL0. */
typedef struct SHM_CHANNEL_t {
    /** @brief  */
    RegSHM_CHANNELNcsiChannelInfo_t NcsiChannelInfo;

    /** @brief AEN Management Controller ID, set by BMC when sending AEN ENABLE command and used when sending AENs. */
    RegSHM_CHANNELNcsiChannelMcid_t NcsiChannelMcid;

    /** @brief Set via NCSI ENABLE AEN. */
    RegSHM_CHANNELNcsiChannelAen_t NcsiChannelAen;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelBfilt_t NcsiChannelBfilt;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelMfilt_t NcsiChannelMfilt;

    /** @brief This is the "Link Settings" value from NCSI Set Link. */
    RegSHM_CHANNELNcsiChannelSetting1_t NcsiChannelSetting1;

    /** @brief This is the "OEM Settings" value from NCSI Set Link. */
    RegSHM_CHANNELNcsiChannelSetting2_t NcsiChannelSetting2;

    /** @brief Receives VLAN mode from NCSI specification "Enable VLAN" command. */
    RegSHM_CHANNELNcsiChannelVlan_t NcsiChannelVlan;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_32[1];

    /** @brief Lower 16 bits of this word contains upper 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelAltHostMacHigh_t NcsiChannelAltHostMacHigh;

    /** @brief Lower 16 bits of this word contains mid 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelAltHostMacMid_t NcsiChannelAltHostMacMid;

    /** @brief Lower 16 bits of this word contains low 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelAltHostMacLow_t NcsiChannelAltHostMacLow;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_48[1];

    /** @brief Lower 16 bits of this word contains upper 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac0High_t NcsiChannelMac0High;

    /** @brief Lower 16 bits of this word contains mid 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac0Mid_t NcsiChannelMac0Mid;

    /** @brief Lower 16 bits of this word contains low 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac0Low_t NcsiChannelMac0Low;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_64[1];

    /** @brief Lower 16 bits of this word contains upper 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac1High_t NcsiChannelMac1High;

    /** @brief Lower 16 bits of this word contains mid 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac1Mid_t NcsiChannelMac1Mid;

    /** @brief Lower 16 bits of this word contains low 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac1Low_t NcsiChannelMac1Low;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_80[1];

    /** @brief Lower 16 bits of this word contains upper 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac2High_t NcsiChannelMac2High;

    /** @brief Lower 16 bits of this word contains mid 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac2Mid_t NcsiChannelMac2Mid;

    /** @brief Lower 16 bits of this word contains low 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac2Low_t NcsiChannelMac2Low;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_96[1];

    /** @brief Lower 16 bits of this word contains upper 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac3High_t NcsiChannelMac3High;

    /** @brief Lower 16 bits of this word contains mid 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac3Mid_t NcsiChannelMac3Mid;

    /** @brief Lower 16 bits of this word contains low 16 bits of the MAC. */
    RegSHM_CHANNELNcsiChannelMac3Low_t NcsiChannelMac3Low;

    /** @brief Nonzero indicates VLAN field is valid */
    RegSHM_CHANNELNcsiChannelMac0VlanValid_t NcsiChannelMac0VlanValid;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelMac0Vlan_t NcsiChannelMac0Vlan;

    /** @brief Nonzero indicates VLAN field is valid */
    RegSHM_CHANNELNcsiChannelMac1VlanValid_t NcsiChannelMac1VlanValid;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelMac1Vlan_t NcsiChannelMac1Vlan;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelStatus_t NcsiChannelStatus;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelResetCount_t NcsiChannelResetCount;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelPxe_t NcsiChannelPxe;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelDropfil_t NcsiChannelDropfil;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelSlink_t NcsiChannelSlink;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_148[3];

    /** @brief  */
    RegSHM_CHANNELNcsiChannelDbg_t NcsiChannelDbg;

    /** @brief Reserved bytes to pad out data structure. */
    BCM5719_SHM_CHANNEL0_H_uint32_t reserved_164[3];

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatRx_t NcsiChannelCtrlstatRx;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatDropped_t NcsiChannelCtrlstatDropped;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatTypeErr_t NcsiChannelCtrlstatTypeErr;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatBadCsum_t NcsiChannelCtrlstatBadCsum;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatAllRx_t NcsiChannelCtrlstatAllRx;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatAllTx_t NcsiChannelCtrlstatAllTx;

    /** @brief  */
    RegSHM_CHANNELNcsiChannelCtrlstatAllAen_t NcsiChannelCtrlstatAllAen;

#ifdef CXX_SIMULATOR
    SHM_CHANNEL_t()
    {
        NcsiChannelInfo.r32.setComponentOffset(0x0);
        NcsiChannelMcid.r32.setComponentOffset(0x4);
        NcsiChannelAen.r32.setComponentOffset(0x8);
        NcsiChannelBfilt.r32.setComponentOffset(0xc);
        NcsiChannelMfilt.r32.setComponentOffset(0x10);
        NcsiChannelSetting1.r32.setComponentOffset(0x14);
        NcsiChannelSetting2.r32.setComponentOffset(0x18);
        NcsiChannelVlan.r32.setComponentOffset(0x1c);
        NcsiChannelAltHostMacHigh.r32.setComponentOffset(0x24);
        NcsiChannelAltHostMacMid.r32.setComponentOffset(0x28);
        NcsiChannelAltHostMacLow.r32.setComponentOffset(0x2c);
        NcsiChannelMac0High.r32.setComponentOffset(0x34);
        NcsiChannelMac0Mid.r32.setComponentOffset(0x38);
        NcsiChannelMac0Low.r32.setComponentOffset(0x3c);
        NcsiChannelMac1High.r32.setComponentOffset(0x44);
        NcsiChannelMac1Mid.r32.setComponentOffset(0x48);
        NcsiChannelMac1Low.r32.setComponentOffset(0x4c);
        NcsiChannelMac2High.r32.setComponentOffset(0x54);
        NcsiChannelMac2Mid.r32.setComponentOffset(0x58);
        NcsiChannelMac2Low.r32.setComponentOffset(0x5c);
        NcsiChannelMac3High.r32.setComponentOffset(0x64);
        NcsiChannelMac3Mid.r32.setComponentOffset(0x68);
        NcsiChannelMac3Low.r32.setComponentOffset(0x6c);
        NcsiChannelMac0VlanValid.r32.setComponentOffset(0x70);
        NcsiChannelMac0Vlan.r32.setComponentOffset(0x74);
        NcsiChannelMac1VlanValid.r32.setComponentOffset(0x78);
        NcsiChannelMac1Vlan.r32.setComponentOffset(0x7c);
        NcsiChannelStatus.r32.setComponentOffset(0x80);
        NcsiChannelResetCount.r32.setComponentOffset(0x84);
        NcsiChannelPxe.r32.setComponentOffset(0x88);
        NcsiChannelDropfil.r32.setComponentOffset(0x8c);
        NcsiChannelSlink.r32.setComponentOffset(0x90);
        NcsiChannelDbg.r32.setComponentOffset(0xa0);
        NcsiChannelCtrlstatRx.r32.setComponentOffset(0xb0);
        NcsiChannelCtrlstatDropped.r32.setComponentOffset(0xb4);
        NcsiChannelCtrlstatTypeErr.r32.setComponentOffset(0xb8);
        NcsiChannelCtrlstatBadCsum.r32.setComponentOffset(0xbc);
        NcsiChannelCtrlstatAllRx.r32.setComponentOffset(0xc0);
        NcsiChannelCtrlstatAllTx.r32.setComponentOffset(0xc4);
        NcsiChannelCtrlstatAllAen.r32.setComponentOffset(0xc8);
    }
    typedef uint32_t (*callback_t)(uint32_t, uint32_t, void*);
    callback_t mIndexReadCallback;
    void* mIndexReadCallbackArgs;

    callback_t mIndexWriteCallback;
    void* mIndexWriteCallbackArgs;

    uint32_t read(int offset) { return mIndexReadCallback(0, offset, mIndexReadCallbackArgs); }
    void write(int offset, uint32_t value) { (void)mIndexWriteCallback(value, offset, mIndexWriteCallbackArgs); }
#endif /* CXX_SIMULATOR */
} SHM_CHANNEL_t;

/** @brief Device APE SHM Channel Registers */
extern volatile SHM_CHANNEL_t SHM_CHANNEL0;



#ifdef CXX_SIMULATOR /* Compiling c++ code - uses register wrappers */
#undef volatile
#endif /* CXX_SIMULATOR */

#undef register_container
#undef BITFIELD_BEGIN
#undef BITFIELD_MEMBER
#undef BITFIELD_END

#endif /* !BCM5719_SHM_CHANNEL0_H */

/** @} */
OpenPOWER on IntegriCloud