summaryrefslogtreecommitdiffstats
path: root/simulator/HAL.cpp
Commit message (Collapse)AuthorAgeFilesLines
* Build: Cleanup additional static analysis issues. (#230)Evan Lojewski2021-06-191-1/+0
|
* build: Fix a number of compiler issues when building utils with gcc. (#208)Evan Lojewski2021-02-061-4/+4
|
* ape: Fix NVIC access. (#176)Evan Lojewski2020-11-241-0/+5
| | | | | - Regenerate headers with correct address - Enable NVIC access using the HAL - Enable dumping NVIC registers using bcmregtool.
* build: Enable builds under FreeBSD (#164)Evan Lojewski2020-11-071-1/+0
| | | | | This fixes build related issues when attempting to compile firmware and tools under FreeBSD. Note: Host tools have not been ported for raw register access. Note: The Linux specific ethtool APIs are not available under FreeBSD, and so -t eth is not supported under FreeBSD.
* simulator: Remove possible memory leaks in the HAL. (#80)v0.2.357-alphaEvan Lojewski2020-04-181-80/+80
| | | Note that this doesn't cause any real problems currently.
* coverity: Fix issues found with coverity (#78)Evan Lojewski2020-04-111-3/+22
|
* Fix format string for parsing /sys/bus/pci/devices/ entries (#13)Jesse Michael2020-01-201-1/+2
|
* SPlit the MIPS hal from the APE hal in the simulation code.Evan Lojewski2019-06-291-49/+43
|
* Add a simple printf implimentation to the APE firmware.Evan Lojewski2019-06-221-2/+5
|
* Cleanup a few clang-analyzer issues.Evan Lojewski2019-06-101-0/+12
|
* Rename FILTERS to FILTERS0 to match the rest of the APE network peripherals.Evan Lojewski2019-06-051-3/+12
|
* Remove additional system includesLojewski, Evan2019-05-111-2/+0
|
* Refactor network tx/rx code to allow a port structure allowing more ports ↵Lojewski, Evan2019-05-111-6/+30
| | | | than just the first to be used.
* Add initial RX port register generation.Evan Lojewski2019-05-021-0/+4
|
* Begin moving APE tx code from the host to the APE.Evan Lojewski2019-05-021-0/+4
|
* Begin adding support for setting ape statistics in the SHM region.Evan Lojewski2019-04-141-0/+13
|
* Split APE register region into two - mapped in different places based on ↵Evan Lojewski2019-04-131-0/+4
| | | | host, mips, or ape cpu.
* Add initial indeirect APE read support for the host cxxsim code.Evan Lojewski2019-04-061-5/+14
|
* Fix typoe in HAL.Evan Lojewski2019-03-241-1/+1
|
* Split APE SHM out of the APE register area. Instantiate 4x in the APE, one ↵Evan Lojewski2019-03-231-2/+7
| | | | per functino.
* Update the host/sim code to map the APE SHM reigster area.Evan Lojewski2019-03-161-1/+2
|
* Enable the simulator to use any of the bcm5719 ports.Evan Lojewski2019-02-161-6/+6
|
* Update bcmregtool to print out a number of useful registers and to support ↵Evan Lojewski2019-02-161-1/+6
| | | | single stepping the cpu.
* Move common simulator init code to HAL.cppEvan Lojewski2019-02-151-5/+94
|
* Ensure we don't accidentaly mmap pci registers under valgrind. It causes the ↵Evan Lojewski2019-02-151-0/+13
| | | | device to lock up.
* Clean up the HAL code slightly.Evan Lojewski2019-02-141-12/+18
|
* Update ipxact headers to include sim prototypes.Evan Lojewski2019-02-091-5/+1
|
* Do a manual clang-format runEvan Lojewski2019-02-091-45/+43
|
* Import initial bcm flash tool.Evan Lojewski2019-02-091-32/+11
|
* Update cxx register wraper to only copy base register. Ensure write callback ↵Evan Lojewski2018-05-151-3/+2
| | | | is only called once.
* Initial source code import.Evan Lojewski2018-05-131-0/+171
OpenPOWER on IntegriCloud