summaryrefslogtreecommitdiffstats
path: root/ipxact/APE_component.xml
Commit message (Expand)AuthorAgeFilesLines
* ipxact: Add D State and GRC reset bits to APE Status/Status2. (#197)Evan Lojewski2021-02-051-2/+44
* regs: Add Tx State ports 1-3 definitions. (#89)Evan Lojewski2020-07-121-1/+31
* network: Initialize APE.Mode2 when using port2 or port3. (#69)Evan Lojewski2020-04-041-0/+28
* diag: Print additional diagnostic information about TX/RX buffers. (#63)Evan Lojewski2020-03-211-1/+33
* ipxact: Regnerate and fix a printout bug with undefined registers. (#8)Evan Lojewski2019-11-301-9/+73
* Add OTP_CONTROL.Init bit per tg3 driver.Evan Lojewski2019-07-131-0/+7
* Ensure register names are always valid.Evan Lojewski2019-06-141-0/+38
* Update register generation to use type identifieres for port0 - 3.Lojewski, Evan2019-05-111-831/+24
* Add retire bit to RegAPERxPoolRetire0_tEvan Lojewski2019-05-051-0/+28
* Add the Finished bit for releasing the frame.Evan Lojewski2019-05-051-0/+6
* Begin moving APE tx code from the host to the APE.Evan Lojewski2019-05-021-4/+4
* Additioanl tx trialsEvan Lojewski2019-05-011-5/+74
* Fix register definiton for ape peripheral.Evan Lojewski2019-04-291-7/+39
* Add MAC address match registers and regenerate.Evan Lojewski2019-04-221-19/+145
* Split APE register region into two - mapped in different places based on host...Evan Lojewski2019-04-131-44/+55
* Regenrate headers with additional APE registers for RX/TX.Evan Lojewski2019-04-131-1/+581
* Update APE registers to exist in the APE code.Evan Lojewski2019-04-091-0/+2538
OpenPOWER on IntegriCloud