summaryrefslogtreecommitdiffstats
path: root/libs
diff options
context:
space:
mode:
authorEvan Lojewski <github@meklort.com>2019-02-26 22:23:14 -0700
committerEvan Lojewski <github@meklort.com>2019-02-26 22:23:14 -0700
commitf66d61be75890ff3912af341ecf21e2660768a01 (patch)
tree7e31e14272c4eacec162e7877d1580a88715a88f /libs
parent8ee6488725190697fabde802947d887e417e4661 (diff)
downloadbcm5719-ortega-f66d61be75890ff3912af341ecf21e2660768a01.tar.gz
bcm5719-ortega-f66d61be75890ff3912af341ecf21e2660768a01.zip
remove casting entirely.
Diffstat (limited to 'libs')
-rw-r--r--libs/MII/mii.c8
1 files changed, 1 insertions, 7 deletions
diff --git a/libs/MII/mii.c b/libs/MII/mii.c
index 90fac9c..69ba6b1 100644
--- a/libs/MII/mii.c
+++ b/libs/MII/mii.c
@@ -96,18 +96,12 @@ uint16_t MII_readRegister(uint8_t phy, mii_reg_t reg)
void MII_writeRegister(uint8_t phy, mii_reg_t reg, uint16_t data)
{
- union {
- uint32_t addr;
- mii_reg_t reg;
- } caster;
- caster.reg = reg;
-
RegDEVICEMiiCommunication_t regcontents;
regcontents.r32 = 0;
regcontents.bits.Command = DEVICE_MII_COMMUNICATION_COMMAND_WRITE;
regcontents.bits.Start_DIV_Busy = 1;
regcontents.bits.PHYAddress = phy;
- regcontents.bits.RegisterAddress = caster.addr;
+ regcontents.bits.RegisterAddress = reg;
regcontents.bits.TransactionData = data;
// Ensure there are no active transactions
OpenPOWER on IntegriCloud