1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
{
"arrays" : [
{
"name" : "MemRef_A",
"sizes" : [ "*" ],
"type" : "i64"
},
{
"name" : "MemRef_B",
"sizes" : [ "*" ],
"type" : "float"
},
{
"name" : "MemRef_C",
"sizes" : [ "*" ],
"type" : "float"
}
],
"context" : "{ : }",
"name" : "%bb1---%bb12",
"statements" : [
{
"accesses" : [
{
"kind" : "read",
"relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_A[i0] }"
},
{
"kind" : "read",
"relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_B[i0] }"
},
{
"kind" : "write",
"relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_B[i0] : i0 < 10}"
},
{
"kind" : "write",
"relation" : "{ Stmt_bb2__TO__bb9[i0] -> MemRef_C[0] }"
}
],
"domain" : "{ Stmt_bb2__TO__bb9[i0] : 0 <= i0 <= 1023 }",
"name" : "Stmt_bb2__TO__bb9",
"schedule" : "{ Stmt_bb2__TO__bb9[i0] -> [i0] }"
}
]
}
|
