1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m1 -resource-pressure=false < %s | FileCheck %s -check-prefixes=ALL,EM1
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m3 -resource-pressure=false < %s | FileCheck %s -check-prefixes=ALL,EM3
strb w0, [x1, x2, lsl #0]
strh w3, [x4, x5, sxtx #1]
str w6, [x7, w8, uxtw #2]
str x9, [x10, w11, sxtw #3]
str b12, [x13, w14, sxtw #0]
str h15, [x16, w17, uxtw #1]
str s18, [x19, x20, sxtx #2]
str d21, [x22, x23, lsl #3]
str q24, [x25, x26, lsl #4]
# ALL: Iterations: 100
# ALL-NEXT: Instructions: 900
# ALL-NEXT: Total Cycles: 1703
# ALL-NEXT: Total uOps: 1400
# EM1: Dispatch Width: 4
# EM1-NEXT: uOps Per Cycle: 0.82
# EM1-NEXT: IPC: 0.53
# EM1-NEXT: Block RThroughput: 9.0
# EM3: Dispatch Width: 6
# EM3-NEXT: uOps Per Cycle: 0.82
# EM3-NEXT: IPC: 0.53
# EM3-NEXT: Block RThroughput: 9.0
# ALL: Instruction Info:
# ALL-NEXT: [1]: #uOps
# ALL-NEXT: [2]: Latency
# ALL-NEXT: [3]: RThroughput
# ALL-NEXT: [4]: MayLoad
# ALL-NEXT: [5]: MayStore
# ALL-NEXT: [6]: HasSideEffects (U)
# ALL: [1] [2] [3] [4] [5] [6] Instructions:
# ALL-NEXT: 1 1 1.00 * strb w0, [x1, x2, lsl #0]
# ALL-NEXT: 1 1 1.00 * strh w3, [x4, x5, sxtx #1]
# ALL-NEXT: 2 2 1.00 * str w6, [x7, w8, uxtw #2]
# ALL-NEXT: 2 2 1.00 * str x9, [x10, w11, sxtw #3]
# ALL-NEXT: 2 3 1.00 * str b12, [x13, w14, sxtw #0]
# ALL-NEXT: 2 3 1.00 * str h15, [x16, w17, uxtw #1]
# ALL-NEXT: 1 1 1.00 * str s18, [x19, x20, sxtx #2]
# ALL-NEXT: 1 1 1.00 * str d21, [x22, x23, lsl #3]
# ALL-NEXT: 2 3 1.00 * str q24, [x25, x26, lsl #4]
|
