summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/InstCombine/apint-mul1.ll
blob: 93fa5b0504c2ee03ae2674ef70c4e7d04f104633 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -instcombine -S | FileCheck %s

; This test makes sure that mul instructions are properly eliminated.
; This test is for Integer BitWidth < 64 && BitWidth % 2 != 0.

define i17 @test1(i17 %X) {
; CHECK-LABEL: @test1(
; CHECK-NEXT:    [[Y:%.*]] = shl i17 [[X:%.*]], 10
; CHECK-NEXT:    ret i17 [[Y]]
;
  %Y = mul i17 %X, 1024
  ret i17 %Y
}

define <2 x i17> @test2(<2 x i17> %X) {
; CHECK-LABEL: @test2(
; CHECK-NEXT:    [[Y:%.*]] = shl <2 x i17> [[X:%.*]], <i17 10, i17 10>
; CHECK-NEXT:    ret <2 x i17> [[Y]]
;
  %Y = mul <2 x i17> %X, <i17 1024, i17 1024>
  ret <2 x i17> %Y
}

define <2 x i17> @test3(<2 x i17> %X) {
; CHECK-LABEL: @test3(
; CHECK-NEXT:    [[Y:%.*]] = shl <2 x i17> [[X:%.*]], <i17 10, i17 8>
; CHECK-NEXT:    ret <2 x i17> [[Y]]
;
  %Y = mul <2 x i17> %X, <i17 1024, i17 256>
  ret <2 x i17> %Y
}
OpenPOWER on IntegriCloud