llvm/test/ThinLTO/X86/Inputs/cache-import-lists1.ll


1
2
3
4
5
6
7
8
9
10
11

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @f1() {
  call void @linkonce_odr()
  ret void
}

define linkonce_odr void @linkonce_odr() {
  ret void
}