summaryrefslogtreecommitdiffstats
path: root/llvm/test/TableGen/UnsetBitInit.td
blob: 694847358f66c8ef096092e6caaeeeb24048aae5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
// RUN: llvm-tblgen %s | FileCheck %s
// XFAIL: vg_leak

// CHECK: --- Defs ---

// Test that P and Q are not replaced by ?. TableGen's codegen emitter backend
// relies on keeping variable references like this around to describe the
// structure of instruction encodings.
//
// CHECK: def A {
// CHECK:   bits<8> Inst = { 1, 1, 1, 1, 1, 1, P, Q };
// CHECK:   bits<2> src = { ?, ? };
// CHECK:   bit P = ?;
// CHECK:   bit Q = ?;
// CHECK: }

def A {
  bits<8> Inst;
  bits<2> src;

  bit P;
  bit Q;

  let Inst{7-2} = 0x3f;
  let Inst{1} = P;
  let Inst{0} = Q;

  let P = src{1};
  let Q = src{0};
}

class x {
  field bits<32> A;
}

class y<bits<2> B> : x {
  let A{21-20} = B;
}

def z : y<{0,?}>;
OpenPOWER on IntegriCloud