summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM/thumb-branch-errors.s
blob: df7b47c8f6b5db8e27277ed53112552211b9db5a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
@ RUN: not llvm-mc -triple=thumbv7-apple-darwin < %s 2>&1 | FileCheck %s

@------------------------------------------------------------------------------
@ Branch targets destined for ARM mode must == 0 (mod 4), otherwise (mod 2).
@------------------------------------------------------------------------------

        b #1
        bl #1
        cbnz r2, #1
        beq #1
        blx #2

@ CHECK: error: branch target out of range
@ CHECK:         b #1
@ CHECK: error: invalid operand for instruction
@ CHECK:         bl #1
@ CHECK: error: invalid operand for instruction
@ CHECK:         cbnz r2, #1
@ CHECK: error: branch target out of range
@ CHECK:         beq #1
@ CHECK: invalid operand for instruction
@ CHECK-NEXT:         blx #2
@ CHECK: operand must be a register in range [r0, r15]
@ CHECK-NEXT:         blx #2
OpenPOWER on IntegriCloud