llvm/test/CodeGen/X86/vec_insert-3.ll


1
2
3
4
5
6
7
8
9
10
11

; RUN: llc < %s -march=x86-64 -mattr=+sse2,-sse4.1 | FileCheck %s

define <2 x i64> @t1(i64 %s, <2 x i64> %tmp) nounwind {
; CHECK-LABEL: t1:
; CHECK:       movd 
; CHECK-NEXT:  punpcklqdq 
; CHECK-NEXT:  retq 

  %tmp1 = insertelement <2 x i64> %tmp, i64 %s, i32 1
  ret <2 x i64> %tmp1
}