1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
; RUN: llc < %s -mtriple=i686--
; RUN: llc < %s -mtriple=x86_64--
;
; Scalars
;
define void @test_lshr_i128(i128 %x, i128 %a, i128* nocapture %r) nounwind {
entry:
%0 = lshr i128 %x, %a
store i128 %0, i128* %r, align 16
ret void
}
define void @test_ashr_i128(i128 %x, i128 %a, i128* nocapture %r) nounwind {
entry:
%0 = ashr i128 %x, %a
store i128 %0, i128* %r, align 16
ret void
}
define void @test_shl_i128(i128 %x, i128 %a, i128* nocapture %r) nounwind {
entry:
%0 = shl i128 %x, %a
store i128 %0, i128* %r, align 16
ret void
}
define void @test_lshr_i128_outofrange(i128 %x, i128* nocapture %r) nounwind {
entry:
%0 = lshr i128 %x, -1
store i128 %0, i128* %r, align 16
ret void
}
define void @test_ashr_i128_outofrange(i128 %x, i128* nocapture %r) nounwind {
entry:
%0 = ashr i128 %x, -1
store i128 %0, i128* %r, align 16
ret void
}
define void @test_shl_i128_outofrange(i128 %x, i128* nocapture %r) nounwind {
entry:
%0 = shl i128 %x, -1
store i128 %0, i128* %r, align 16
ret void
}
;
; Vectors
;
define void @test_lshr_v2i128(<2 x i128> %x, <2 x i128> %a, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = lshr <2 x i128> %x, %a
store <2 x i128> %0, <2 x i128>* %r, align 16
ret void
}
define void @test_ashr_v2i128(<2 x i128> %x, <2 x i128> %a, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = ashr <2 x i128> %x, %a
store <2 x i128> %0, <2 x i128>* %r, align 16
ret void
}
define void @test_shl_v2i128(<2 x i128> %x, <2 x i128> %a, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = shl <2 x i128> %x, %a
store <2 x i128> %0, <2 x i128>* %r, align 16
ret void
}
define void @test_lshr_v2i128_outofrange(<2 x i128> %x, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = lshr <2 x i128> %x, <i128 -1, i128 -1>
store <2 x i128> %0, <2 x i128>* %r, align 16
ret void
}
define void @test_ashr_v2i128_outofrange(<2 x i128> %x, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = ashr <2 x i128> %x, <i128 -1, i128 -1>
store <2 x i128> %0, <2 x i128>* %r, align 16
ret void
}
define void @test_shl_v2i128_outofrange(<2 x i128> %x, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = shl <2 x i128> %x, <i128 -1, i128 -1>
store <2 x i128> %0, <2 x i128>* %r, align 16
ret void
}
define void @test_lshr_v2i128_outofrange_sum(<2 x i128> %x, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = lshr <2 x i128> %x, <i128 -1, i128 -1>
%1 = lshr <2 x i128> %0, <i128 1, i128 1>
store <2 x i128> %1, <2 x i128>* %r, align 16
ret void
}
define void @test_ashr_v2i128_outofrange_sum(<2 x i128> %x, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = ashr <2 x i128> %x, <i128 -1, i128 -1>
%1 = ashr <2 x i128> %0, <i128 1, i128 1>
store <2 x i128> %1, <2 x i128>* %r, align 16
ret void
}
define void @test_shl_v2i128_outofrange_sum(<2 x i128> %x, <2 x i128>* nocapture %r) nounwind {
entry:
%0 = shl <2 x i128> %x, <i128 -1, i128 -1>
%1 = shl <2 x i128> %0, <i128 1, i128 1>
store <2 x i128> %1, <2 x i128>* %r, align 16
ret void
}
;
; Combines
;
define <2 x i256> @shl_sext_shl_outofrange(<2 x i128> %a0) {
%1 = shl <2 x i128> %a0, <i128 -1, i128 -1>
%2 = sext <2 x i128> %1 to <2 x i256>
%3 = shl <2 x i256> %2, <i256 128, i256 128>
ret <2 x i256> %3
}
define <2 x i256> @shl_zext_shl_outofrange(<2 x i128> %a0) {
%1 = shl <2 x i128> %a0, <i128 -1, i128 -1>
%2 = zext <2 x i128> %1 to <2 x i256>
%3 = shl <2 x i256> %2, <i256 128, i256 128>
ret <2 x i256> %3
}
define <2 x i256> @shl_zext_lshr_outofrange(<2 x i128> %a0) {
%1 = lshr <2 x i128> %a0, <i128 -1, i128 -1>
%2 = zext <2 x i128> %1 to <2 x i256>
%3 = shl <2 x i256> %2, <i256 128, i256 128>
ret <2 x i256> %3
}
define i128 @lshr_shl_mask(i128 %a0) {
%1 = shl i128 %a0, 1
%2 = lshr i128 %1, 1
ret i128 %2
}
|