1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X32SSE --check-prefix=X32SSE2
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X64SSE --check-prefix=X64SSE2
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefix=X32SSE --check-prefix=X32SSE4
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefix=X64SSE --check-prefix=X64SSE4
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=X32AVX --check-prefix=X32AVX2
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=X64AVX --check-prefix=X64AVX2
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefix=X32AVX --check-prefix=X32AVX512F
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefix=X64AVX --check-prefix=X64AVX512F
define <16 x i8> @elt0_v16i8(i8 %x) {
; X32SSE2-LABEL: elt0_v16i8:
; X32SSE2: # BB#0:
; X32SSE2-NEXT: movl $15, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $14, %eax
; X32SSE2-NEXT: movd %eax, %xmm1
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
; X32SSE2-NEXT: movl $13, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $12, %eax
; X32SSE2-NEXT: movd %eax, %xmm2
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
; X32SSE2-NEXT: movl $11, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $10, %eax
; X32SSE2-NEXT: movd %eax, %xmm3
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3],xmm3[4],xmm0[4],xmm3[5],xmm0[5],xmm3[6],xmm0[6],xmm3[7],xmm0[7]
; X32SSE2-NEXT: movl $9, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $8, %eax
; X32SSE2-NEXT: movd %eax, %xmm1
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1],xmm1[2],xmm3[2],xmm1[3],xmm3[3]
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
; X32SSE2-NEXT: movl $7, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $6, %eax
; X32SSE2-NEXT: movd %eax, %xmm2
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
; X32SSE2-NEXT: movl $5, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $4, %eax
; X32SSE2-NEXT: movd %eax, %xmm3
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3],xmm3[4],xmm0[4],xmm3[5],xmm0[5],xmm3[6],xmm0[6],xmm3[7],xmm0[7]
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1],xmm3[2],xmm2[2],xmm3[3],xmm2[3]
; X32SSE2-NEXT: movl $3, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $2, %eax
; X32SSE2-NEXT: movd %eax, %xmm2
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
; X32SSE2-NEXT: movl $1, %eax
; X32SSE2-NEXT: movd %eax, %xmm4
; X32SSE2-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1],xmm0[2],xmm4[2],xmm0[3],xmm4[3],xmm0[4],xmm4[4],xmm0[5],xmm4[5],xmm0[6],xmm4[6],xmm0[7],xmm4[7]
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1],xmm0[2],xmm2[2],xmm0[3],xmm2[3]
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1]
; X32SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X32SSE2-NEXT: retl
;
; X64SSE2-LABEL: elt0_v16i8:
; X64SSE2: # BB#0:
; X64SSE2-NEXT: movl $15, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $14, %eax
; X64SSE2-NEXT: movd %eax, %xmm1
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
; X64SSE2-NEXT: movl $13, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $12, %eax
; X64SSE2-NEXT: movd %eax, %xmm2
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1],xmm2[2],xmm1[2],xmm2[3],xmm1[3]
; X64SSE2-NEXT: movl $11, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $10, %eax
; X64SSE2-NEXT: movd %eax, %xmm3
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3],xmm3[4],xmm0[4],xmm3[5],xmm0[5],xmm3[6],xmm0[6],xmm3[7],xmm0[7]
; X64SSE2-NEXT: movl $9, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $8, %eax
; X64SSE2-NEXT: movd %eax, %xmm1
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3],xmm1[4],xmm0[4],xmm1[5],xmm0[5],xmm1[6],xmm0[6],xmm1[7],xmm0[7]
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm3[0],xmm1[1],xmm3[1],xmm1[2],xmm3[2],xmm1[3],xmm3[3]
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
; X64SSE2-NEXT: movl $7, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $6, %eax
; X64SSE2-NEXT: movd %eax, %xmm2
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
; X64SSE2-NEXT: movl $5, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $4, %eax
; X64SSE2-NEXT: movd %eax, %xmm3
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm3 = xmm3[0],xmm0[0],xmm3[1],xmm0[1],xmm3[2],xmm0[2],xmm3[3],xmm0[3],xmm3[4],xmm0[4],xmm3[5],xmm0[5],xmm3[6],xmm0[6],xmm3[7],xmm0[7]
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm3 = xmm3[0],xmm2[0],xmm3[1],xmm2[1],xmm3[2],xmm2[2],xmm3[3],xmm2[3]
; X64SSE2-NEXT: movl $3, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $2, %eax
; X64SSE2-NEXT: movd %eax, %xmm2
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3],xmm2[4],xmm0[4],xmm2[5],xmm0[5],xmm2[6],xmm0[6],xmm2[7],xmm0[7]
; X64SSE2-NEXT: movl $1, %eax
; X64SSE2-NEXT: movd %eax, %xmm4
; X64SSE2-NEXT: movd %edi, %xmm0
; X64SSE2-NEXT: punpcklbw {{.*#+}} xmm0 = xmm0[0],xmm4[0],xmm0[1],xmm4[1],xmm0[2],xmm4[2],xmm0[3],xmm4[3],xmm0[4],xmm4[4],xmm0[5],xmm4[5],xmm0[6],xmm4[6],xmm0[7],xmm4[7]
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1],xmm0[2],xmm2[2],xmm0[3],xmm2[3]
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1]
; X64SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X64SSE2-NEXT: retq
;
; X32SSE4-LABEL: elt0_v16i8:
; X32SSE4: # BB#0:
; X32SSE4-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE4-NEXT: movl $1, %eax
; X32SSE4-NEXT: pinsrb $1, %eax, %xmm0
; X32SSE4-NEXT: movl $2, %eax
; X32SSE4-NEXT: pinsrb $2, %eax, %xmm0
; X32SSE4-NEXT: movl $3, %eax
; X32SSE4-NEXT: pinsrb $3, %eax, %xmm0
; X32SSE4-NEXT: movl $4, %eax
; X32SSE4-NEXT: pinsrb $4, %eax, %xmm0
; X32SSE4-NEXT: movl $5, %eax
; X32SSE4-NEXT: pinsrb $5, %eax, %xmm0
; X32SSE4-NEXT: movl $6, %eax
; X32SSE4-NEXT: pinsrb $6, %eax, %xmm0
; X32SSE4-NEXT: movl $7, %eax
; X32SSE4-NEXT: pinsrb $7, %eax, %xmm0
; X32SSE4-NEXT: movl $8, %eax
; X32SSE4-NEXT: pinsrb $8, %eax, %xmm0
; X32SSE4-NEXT: movl $9, %eax
; X32SSE4-NEXT: pinsrb $9, %eax, %xmm0
; X32SSE4-NEXT: movl $10, %eax
; X32SSE4-NEXT: pinsrb $10, %eax, %xmm0
; X32SSE4-NEXT: movl $11, %eax
; X32SSE4-NEXT: pinsrb $11, %eax, %xmm0
; X32SSE4-NEXT: movl $12, %eax
; X32SSE4-NEXT: pinsrb $12, %eax, %xmm0
; X32SSE4-NEXT: movl $13, %eax
; X32SSE4-NEXT: pinsrb $13, %eax, %xmm0
; X32SSE4-NEXT: movl $14, %eax
; X32SSE4-NEXT: pinsrb $14, %eax, %xmm0
; X32SSE4-NEXT: movl $15, %eax
; X32SSE4-NEXT: pinsrb $15, %eax, %xmm0
; X32SSE4-NEXT: retl
;
; X64SSE4-LABEL: elt0_v16i8:
; X64SSE4: # BB#0:
; X64SSE4-NEXT: movd %edi, %xmm0
; X64SSE4-NEXT: movl $1, %eax
; X64SSE4-NEXT: pinsrb $1, %eax, %xmm0
; X64SSE4-NEXT: movl $2, %eax
; X64SSE4-NEXT: pinsrb $2, %eax, %xmm0
; X64SSE4-NEXT: movl $3, %eax
; X64SSE4-NEXT: pinsrb $3, %eax, %xmm0
; X64SSE4-NEXT: movl $4, %eax
; X64SSE4-NEXT: pinsrb $4, %eax, %xmm0
; X64SSE4-NEXT: movl $5, %eax
; X64SSE4-NEXT: pinsrb $5, %eax, %xmm0
; X64SSE4-NEXT: movl $6, %eax
; X64SSE4-NEXT: pinsrb $6, %eax, %xmm0
; X64SSE4-NEXT: movl $7, %eax
; X64SSE4-NEXT: pinsrb $7, %eax, %xmm0
; X64SSE4-NEXT: movl $8, %eax
; X64SSE4-NEXT: pinsrb $8, %eax, %xmm0
; X64SSE4-NEXT: movl $9, %eax
; X64SSE4-NEXT: pinsrb $9, %eax, %xmm0
; X64SSE4-NEXT: movl $10, %eax
; X64SSE4-NEXT: pinsrb $10, %eax, %xmm0
; X64SSE4-NEXT: movl $11, %eax
; X64SSE4-NEXT: pinsrb $11, %eax, %xmm0
; X64SSE4-NEXT: movl $12, %eax
; X64SSE4-NEXT: pinsrb $12, %eax, %xmm0
; X64SSE4-NEXT: movl $13, %eax
; X64SSE4-NEXT: pinsrb $13, %eax, %xmm0
; X64SSE4-NEXT: movl $14, %eax
; X64SSE4-NEXT: pinsrb $14, %eax, %xmm0
; X64SSE4-NEXT: movl $15, %eax
; X64SSE4-NEXT: pinsrb $15, %eax, %xmm0
; X64SSE4-NEXT: retq
;
; X32AVX-LABEL: elt0_v16i8:
; X32AVX: # BB#0:
; X32AVX-NEXT: vmovd {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32AVX-NEXT: movl $1, %eax
; X32AVX-NEXT: vpinsrb $1, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $2, %eax
; X32AVX-NEXT: vpinsrb $2, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $3, %eax
; X32AVX-NEXT: vpinsrb $3, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $4, %eax
; X32AVX-NEXT: vpinsrb $4, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $5, %eax
; X32AVX-NEXT: vpinsrb $5, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $6, %eax
; X32AVX-NEXT: vpinsrb $6, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $7, %eax
; X32AVX-NEXT: vpinsrb $7, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $8, %eax
; X32AVX-NEXT: vpinsrb $8, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $9, %eax
; X32AVX-NEXT: vpinsrb $9, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $10, %eax
; X32AVX-NEXT: vpinsrb $10, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $11, %eax
; X32AVX-NEXT: vpinsrb $11, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $12, %eax
; X32AVX-NEXT: vpinsrb $12, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $13, %eax
; X32AVX-NEXT: vpinsrb $13, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $14, %eax
; X32AVX-NEXT: vpinsrb $14, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $15, %eax
; X32AVX-NEXT: vpinsrb $15, %eax, %xmm0, %xmm0
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt0_v16i8:
; X64AVX: # BB#0:
; X64AVX-NEXT: vmovd %edi, %xmm0
; X64AVX-NEXT: movl $1, %eax
; X64AVX-NEXT: vpinsrb $1, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $2, %eax
; X64AVX-NEXT: vpinsrb $2, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $3, %eax
; X64AVX-NEXT: vpinsrb $3, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $4, %eax
; X64AVX-NEXT: vpinsrb $4, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $5, %eax
; X64AVX-NEXT: vpinsrb $5, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $6, %eax
; X64AVX-NEXT: vpinsrb $6, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $7, %eax
; X64AVX-NEXT: vpinsrb $7, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $8, %eax
; X64AVX-NEXT: vpinsrb $8, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $9, %eax
; X64AVX-NEXT: vpinsrb $9, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $10, %eax
; X64AVX-NEXT: vpinsrb $10, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $11, %eax
; X64AVX-NEXT: vpinsrb $11, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $12, %eax
; X64AVX-NEXT: vpinsrb $12, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $13, %eax
; X64AVX-NEXT: vpinsrb $13, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $14, %eax
; X64AVX-NEXT: vpinsrb $14, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $15, %eax
; X64AVX-NEXT: vpinsrb $15, %eax, %xmm0, %xmm0
; X64AVX-NEXT: retq
%ins = insertelement <16 x i8> <i8 42, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 9, i8 10, i8 11, i8 12, i8 13, i8 14, i8 15>, i8 %x, i32 0
ret <16 x i8> %ins
}
define <8 x i16> @elt5_v8i16(i16 %x) {
; X32SSE2-LABEL: elt5_v8i16:
; X32SSE2: # BB#0:
; X32SSE2-NEXT: movl $7, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $6, %eax
; X32SSE2-NEXT: movd %eax, %xmm1
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
; X32SSE2-NEXT: movl $4, %eax
; X32SSE2-NEXT: movd %eax, %xmm2
; X32SSE2-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
; X32SSE2-NEXT: movl $3, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movl $2, %eax
; X32SSE2-NEXT: movd %eax, %xmm1
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
; X32SSE2-NEXT: movl $1, %eax
; X32SSE2-NEXT: movd %eax, %xmm3
; X32SSE2-NEXT: movl $42, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1],xmm0[2],xmm3[2],xmm0[3],xmm3[3]
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
; X32SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm2[0]
; X32SSE2-NEXT: retl
;
; X64SSE2-LABEL: elt5_v8i16:
; X64SSE2: # BB#0:
; X64SSE2-NEXT: movl $7, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $6, %eax
; X64SSE2-NEXT: movd %eax, %xmm1
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
; X64SSE2-NEXT: movd %edi, %xmm0
; X64SSE2-NEXT: movl $4, %eax
; X64SSE2-NEXT: movd %eax, %xmm2
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1],xmm2[2],xmm0[2],xmm2[3],xmm0[3]
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
; X64SSE2-NEXT: movl $3, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $2, %eax
; X64SSE2-NEXT: movd %eax, %xmm1
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1],xmm1[2],xmm0[2],xmm1[3],xmm0[3]
; X64SSE2-NEXT: movl $1, %eax
; X64SSE2-NEXT: movd %eax, %xmm3
; X64SSE2-NEXT: movl $42, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm3[0],xmm0[1],xmm3[1],xmm0[2],xmm3[2],xmm0[3],xmm3[3]
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
; X64SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm2[0]
; X64SSE2-NEXT: retq
;
; X32SSE4-LABEL: elt5_v8i16:
; X32SSE4: # BB#0:
; X32SSE4-NEXT: movl $42, %eax
; X32SSE4-NEXT: movd %eax, %xmm0
; X32SSE4-NEXT: movl $1, %eax
; X32SSE4-NEXT: pinsrw $1, %eax, %xmm0
; X32SSE4-NEXT: movl $2, %eax
; X32SSE4-NEXT: pinsrw $2, %eax, %xmm0
; X32SSE4-NEXT: movl $3, %eax
; X32SSE4-NEXT: pinsrw $3, %eax, %xmm0
; X32SSE4-NEXT: movl $4, %eax
; X32SSE4-NEXT: pinsrw $4, %eax, %xmm0
; X32SSE4-NEXT: pinsrw $5, {{[0-9]+}}(%esp), %xmm0
; X32SSE4-NEXT: movl $6, %eax
; X32SSE4-NEXT: pinsrw $6, %eax, %xmm0
; X32SSE4-NEXT: movl $7, %eax
; X32SSE4-NEXT: pinsrw $7, %eax, %xmm0
; X32SSE4-NEXT: retl
;
; X64SSE4-LABEL: elt5_v8i16:
; X64SSE4: # BB#0:
; X64SSE4-NEXT: movl $42, %eax
; X64SSE4-NEXT: movd %eax, %xmm0
; X64SSE4-NEXT: movl $1, %eax
; X64SSE4-NEXT: pinsrw $1, %eax, %xmm0
; X64SSE4-NEXT: movl $2, %eax
; X64SSE4-NEXT: pinsrw $2, %eax, %xmm0
; X64SSE4-NEXT: movl $3, %eax
; X64SSE4-NEXT: pinsrw $3, %eax, %xmm0
; X64SSE4-NEXT: movl $4, %eax
; X64SSE4-NEXT: pinsrw $4, %eax, %xmm0
; X64SSE4-NEXT: pinsrw $5, %edi, %xmm0
; X64SSE4-NEXT: movl $6, %eax
; X64SSE4-NEXT: pinsrw $6, %eax, %xmm0
; X64SSE4-NEXT: movl $7, %eax
; X64SSE4-NEXT: pinsrw $7, %eax, %xmm0
; X64SSE4-NEXT: retq
;
; X32AVX-LABEL: elt5_v8i16:
; X32AVX: # BB#0:
; X32AVX-NEXT: movl $42, %eax
; X32AVX-NEXT: vmovd %eax, %xmm0
; X32AVX-NEXT: movl $1, %eax
; X32AVX-NEXT: vpinsrw $1, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $2, %eax
; X32AVX-NEXT: vpinsrw $2, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $3, %eax
; X32AVX-NEXT: vpinsrw $3, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $4, %eax
; X32AVX-NEXT: vpinsrw $4, %eax, %xmm0, %xmm0
; X32AVX-NEXT: vpinsrw $5, {{[0-9]+}}(%esp), %xmm0, %xmm0
; X32AVX-NEXT: movl $6, %eax
; X32AVX-NEXT: vpinsrw $6, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $7, %eax
; X32AVX-NEXT: vpinsrw $7, %eax, %xmm0, %xmm0
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt5_v8i16:
; X64AVX: # BB#0:
; X64AVX-NEXT: movl $42, %eax
; X64AVX-NEXT: vmovd %eax, %xmm0
; X64AVX-NEXT: movl $1, %eax
; X64AVX-NEXT: vpinsrw $1, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $2, %eax
; X64AVX-NEXT: vpinsrw $2, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $3, %eax
; X64AVX-NEXT: vpinsrw $3, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $4, %eax
; X64AVX-NEXT: vpinsrw $4, %eax, %xmm0, %xmm0
; X64AVX-NEXT: vpinsrw $5, %edi, %xmm0, %xmm0
; X64AVX-NEXT: movl $6, %eax
; X64AVX-NEXT: vpinsrw $6, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $7, %eax
; X64AVX-NEXT: vpinsrw $7, %eax, %xmm0, %xmm0
; X64AVX-NEXT: retq
%ins = insertelement <8 x i16> <i16 42, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7>, i16 %x, i32 5
ret <8 x i16> %ins
}
define <4 x i32> @elt3_v4i32(i32 %x) {
; X32SSE2-LABEL: elt3_v4i32:
; X32SSE2: # BB#0:
; X32SSE2-NEXT: movl $2, %eax
; X32SSE2-NEXT: movd %eax, %xmm1
; X32SSE2-NEXT: movd {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
; X32SSE2-NEXT: movl $1, %eax
; X32SSE2-NEXT: movd %eax, %xmm2
; X32SSE2-NEXT: movl $42, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
; X32SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X32SSE2-NEXT: retl
;
; X64SSE2-LABEL: elt3_v4i32:
; X64SSE2: # BB#0:
; X64SSE2-NEXT: movd %edi, %xmm0
; X64SSE2-NEXT: movl $2, %eax
; X64SSE2-NEXT: movd %eax, %xmm1
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
; X64SSE2-NEXT: movl $1, %eax
; X64SSE2-NEXT: movd %eax, %xmm2
; X64SSE2-NEXT: movl $42, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
; X64SSE2-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X64SSE2-NEXT: retq
;
; X32SSE4-LABEL: elt3_v4i32:
; X32SSE4: # BB#0:
; X32SSE4-NEXT: movl $42, %eax
; X32SSE4-NEXT: movd %eax, %xmm0
; X32SSE4-NEXT: movl $1, %eax
; X32SSE4-NEXT: pinsrd $1, %eax, %xmm0
; X32SSE4-NEXT: movl $2, %eax
; X32SSE4-NEXT: pinsrd $2, %eax, %xmm0
; X32SSE4-NEXT: pinsrd $3, {{[0-9]+}}(%esp), %xmm0
; X32SSE4-NEXT: retl
;
; X64SSE4-LABEL: elt3_v4i32:
; X64SSE4: # BB#0:
; X64SSE4-NEXT: movl $42, %eax
; X64SSE4-NEXT: movd %eax, %xmm0
; X64SSE4-NEXT: movl $1, %eax
; X64SSE4-NEXT: pinsrd $1, %eax, %xmm0
; X64SSE4-NEXT: movl $2, %eax
; X64SSE4-NEXT: pinsrd $2, %eax, %xmm0
; X64SSE4-NEXT: pinsrd $3, %edi, %xmm0
; X64SSE4-NEXT: retq
;
; X32AVX-LABEL: elt3_v4i32:
; X32AVX: # BB#0:
; X32AVX-NEXT: movl $42, %eax
; X32AVX-NEXT: vmovd %eax, %xmm0
; X32AVX-NEXT: movl $1, %eax
; X32AVX-NEXT: vpinsrd $1, %eax, %xmm0, %xmm0
; X32AVX-NEXT: movl $2, %eax
; X32AVX-NEXT: vpinsrd $2, %eax, %xmm0, %xmm0
; X32AVX-NEXT: vpinsrd $3, {{[0-9]+}}(%esp), %xmm0, %xmm0
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt3_v4i32:
; X64AVX: # BB#0:
; X64AVX-NEXT: movl $42, %eax
; X64AVX-NEXT: vmovd %eax, %xmm0
; X64AVX-NEXT: movl $1, %eax
; X64AVX-NEXT: vpinsrd $1, %eax, %xmm0, %xmm0
; X64AVX-NEXT: movl $2, %eax
; X64AVX-NEXT: vpinsrd $2, %eax, %xmm0, %xmm0
; X64AVX-NEXT: vpinsrd $3, %edi, %xmm0, %xmm0
; X64AVX-NEXT: retq
%ins = insertelement <4 x i32> <i32 42, i32 1, i32 2, i32 3>, i32 %x, i32 3
ret <4 x i32> %ins
}
define <2 x i64> @elt0_v2i64(i64 %x) {
; X32SSE-LABEL: elt0_v2i64:
; X32SSE: # BB#0:
; X32SSE-NEXT: movl $1, %eax
; X32SSE-NEXT: movd %eax, %xmm1
; X32SSE-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
; X32SSE-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X32SSE-NEXT: retl
;
; X64SSE-LABEL: elt0_v2i64:
; X64SSE: # BB#0:
; X64SSE-NEXT: movq %rdi, %xmm0
; X64SSE-NEXT: movl $1, %eax
; X64SSE-NEXT: movq %rax, %xmm1
; X64SSE-NEXT: punpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X64SSE-NEXT: retq
;
; X32AVX-LABEL: elt0_v2i64:
; X32AVX: # BB#0:
; X32AVX-NEXT: movl $1, %eax
; X32AVX-NEXT: vmovd %eax, %xmm0
; X32AVX-NEXT: vmovq {{.*#+}} xmm1 = mem[0],zero
; X32AVX-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm1[0],xmm0[0]
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt0_v2i64:
; X64AVX: # BB#0:
; X64AVX-NEXT: vmovq %rdi, %xmm0
; X64AVX-NEXT: movl $1, %eax
; X64AVX-NEXT: vmovq %rax, %xmm1
; X64AVX-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X64AVX-NEXT: retq
%ins = insertelement <2 x i64> <i64 42, i64 1>, i64 %x, i32 0
ret <2 x i64> %ins
}
define <4 x float> @elt1_v4f32(float %x) {
; X32SSE2-LABEL: elt1_v4f32:
; X32SSE2: # BB#0:
; X32SSE2-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X32SSE2-NEXT: unpcklps {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
; X32SSE2-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
; X32SSE2-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
; X32SSE2-NEXT: movlhps {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X32SSE2-NEXT: retl
;
; X64SSE2-LABEL: elt1_v4f32:
; X64SSE2: # BB#0:
; X64SSE2-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64SSE2-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
; X64SSE2-NEXT: unpcklps {{.*#+}} xmm2 = xmm2[0],xmm1[0],xmm2[1],xmm1[1]
; X64SSE2-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64SSE2-NEXT: unpcklps {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
; X64SSE2-NEXT: movlhps {{.*#+}} xmm1 = xmm1[0],xmm2[0]
; X64SSE2-NEXT: movaps %xmm1, %xmm0
; X64SSE2-NEXT: retq
;
; X32SSE4-LABEL: elt1_v4f32:
; X32SSE4: # BB#0:
; X32SSE4-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE4-NEXT: insertps {{.*#+}} xmm0 = xmm0[0],mem[0],xmm0[2,3]
; X32SSE4-NEXT: insertps {{.*#+}} xmm0 = xmm0[0,1],mem[0],xmm0[3]
; X32SSE4-NEXT: insertps {{.*#+}} xmm0 = xmm0[0,1,2],mem[0]
; X32SSE4-NEXT: retl
;
; X64SSE4-LABEL: elt1_v4f32:
; X64SSE4: # BB#0:
; X64SSE4-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[2,3]
; X64SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0,1],mem[0],xmm1[3]
; X64SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
; X64SSE4-NEXT: movaps %xmm1, %xmm0
; X64SSE4-NEXT: retq
;
; X32AVX-LABEL: elt1_v4f32:
; X32AVX: # BB#0:
; X32AVX-NEXT: vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0],mem[0],xmm0[2,3]
; X32AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1],mem[0],xmm0[3]
; X32AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1,2],mem[0]
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt1_v4f32:
; X64AVX: # BB#0:
; X64AVX-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm1[0],xmm0[0],xmm1[2,3]
; X64AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1],mem[0],xmm0[3]
; X64AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1,2],mem[0]
; X64AVX-NEXT: retq
%ins = insertelement <4 x float> <float 42.0, float 1.0, float 2.0, float 3.0>, float %x, i32 1
ret <4 x float> %ins
}
define <2 x double> @elt1_v2f64(double %x) {
; X32SSE-LABEL: elt1_v2f64:
; X32SSE: # BB#0:
; X32SSE-NEXT: movsd {{.*#+}} xmm0 = mem[0],zero
; X32SSE-NEXT: movhpd {{.*#+}} xmm0 = xmm0[0],mem[0]
; X32SSE-NEXT: retl
;
; X64SSE-LABEL: elt1_v2f64:
; X64SSE: # BB#0:
; X64SSE-NEXT: movsd {{.*#+}} xmm1 = mem[0],zero
; X64SSE-NEXT: movlhps {{.*#+}} xmm1 = xmm1[0],xmm0[0]
; X64SSE-NEXT: movaps %xmm1, %xmm0
; X64SSE-NEXT: retq
;
; X32AVX-LABEL: elt1_v2f64:
; X32AVX: # BB#0:
; X32AVX-NEXT: vmovsd {{.*#+}} xmm0 = mem[0],zero
; X32AVX-NEXT: vmovhpd {{.*#+}} xmm0 = xmm0[0],mem[0]
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt1_v2f64:
; X64AVX: # BB#0:
; X64AVX-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X64AVX-NEXT: vmovlhps {{.*#+}} xmm0 = xmm1[0],xmm0[0]
; X64AVX-NEXT: retq
%ins = insertelement <2 x double> <double 42.0, double 1.0>, double %x, i32 1
ret <2 x double> %ins
}
define <8 x i32> @elt7_v8i32(i32 %x) {
; X32SSE2-LABEL: elt7_v8i32:
; X32SSE2: # BB#0:
; X32SSE2-NEXT: movl $6, %eax
; X32SSE2-NEXT: movd %eax, %xmm0
; X32SSE2-NEXT: movd {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
; X32SSE2-NEXT: movl $5, %eax
; X32SSE2-NEXT: movd %eax, %xmm2
; X32SSE2-NEXT: movl $4, %eax
; X32SSE2-NEXT: movd %eax, %xmm1
; X32SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
; X32SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm0[0]
; X32SSE2-NEXT: movaps {{.*#+}} xmm0 = [42,1,2,3]
; X32SSE2-NEXT: retl
;
; X64SSE2-LABEL: elt7_v8i32:
; X64SSE2: # BB#0:
; X64SSE2-NEXT: movd %edi, %xmm0
; X64SSE2-NEXT: movl $6, %eax
; X64SSE2-NEXT: movd %eax, %xmm2
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1]
; X64SSE2-NEXT: movl $5, %eax
; X64SSE2-NEXT: movd %eax, %xmm0
; X64SSE2-NEXT: movl $4, %eax
; X64SSE2-NEXT: movd %eax, %xmm1
; X64SSE2-NEXT: punpckldq {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
; X64SSE2-NEXT: punpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
; X64SSE2-NEXT: movaps {{.*#+}} xmm0 = [42,1,2,3]
; X64SSE2-NEXT: retq
;
; X32SSE4-LABEL: elt7_v8i32:
; X32SSE4: # BB#0:
; X32SSE4-NEXT: movl $4, %eax
; X32SSE4-NEXT: movd %eax, %xmm1
; X32SSE4-NEXT: movl $5, %eax
; X32SSE4-NEXT: pinsrd $1, %eax, %xmm1
; X32SSE4-NEXT: movl $6, %eax
; X32SSE4-NEXT: pinsrd $2, %eax, %xmm1
; X32SSE4-NEXT: pinsrd $3, {{[0-9]+}}(%esp), %xmm1
; X32SSE4-NEXT: movaps {{.*#+}} xmm0 = [42,1,2,3]
; X32SSE4-NEXT: retl
;
; X64SSE4-LABEL: elt7_v8i32:
; X64SSE4: # BB#0:
; X64SSE4-NEXT: movl $4, %eax
; X64SSE4-NEXT: movd %eax, %xmm1
; X64SSE4-NEXT: movl $5, %eax
; X64SSE4-NEXT: pinsrd $1, %eax, %xmm1
; X64SSE4-NEXT: movl $6, %eax
; X64SSE4-NEXT: pinsrd $2, %eax, %xmm1
; X64SSE4-NEXT: pinsrd $3, %edi, %xmm1
; X64SSE4-NEXT: movaps {{.*#+}} xmm0 = [42,1,2,3]
; X64SSE4-NEXT: retq
;
; X32AVX-LABEL: elt7_v8i32:
; X32AVX: # BB#0:
; X32AVX-NEXT: vmovdqa {{.*#+}} xmm0 = [42,1,2,3]
; X32AVX-NEXT: movl $4, %eax
; X32AVX-NEXT: vmovd %eax, %xmm1
; X32AVX-NEXT: movl $5, %eax
; X32AVX-NEXT: vpinsrd $1, %eax, %xmm1, %xmm1
; X32AVX-NEXT: movl $6, %eax
; X32AVX-NEXT: vpinsrd $2, %eax, %xmm1, %xmm1
; X32AVX-NEXT: vpinsrd $3, {{[0-9]+}}(%esp), %xmm1, %xmm1
; X32AVX-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt7_v8i32:
; X64AVX: # BB#0:
; X64AVX-NEXT: vmovdqa {{.*#+}} xmm0 = [42,1,2,3]
; X64AVX-NEXT: movl $4, %eax
; X64AVX-NEXT: vmovd %eax, %xmm1
; X64AVX-NEXT: movl $5, %eax
; X64AVX-NEXT: vpinsrd $1, %eax, %xmm1, %xmm1
; X64AVX-NEXT: movl $6, %eax
; X64AVX-NEXT: vpinsrd $2, %eax, %xmm1, %xmm1
; X64AVX-NEXT: vpinsrd $3, %edi, %xmm1, %xmm1
; X64AVX-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
; X64AVX-NEXT: retq
%ins = insertelement <8 x i32> <i32 42, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>, i32 %x, i32 7
ret <8 x i32> %ins
}
define <8 x float> @elt6_v8f32(float %x) {
; X32SSE2-LABEL: elt6_v8f32:
; X32SSE2: # BB#0:
; X32SSE2-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
; X32SSE2-NEXT: unpcklps {{.*#+}} xmm2 = xmm2[0],xmm0[0],xmm2[1],xmm0[1]
; X32SSE2-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32SSE2-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X32SSE2-NEXT: unpcklps {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
; X32SSE2-NEXT: movlhps {{.*#+}} xmm1 = xmm1[0],xmm2[0]
; X32SSE2-NEXT: movaps {{.*#+}} xmm0 = [4.200000e+01,1.000000e+00,2.000000e+00,3.000000e+00]
; X32SSE2-NEXT: retl
;
; X64SSE2-LABEL: elt6_v8f32:
; X64SSE2: # BB#0:
; X64SSE2-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64SSE2-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
; X64SSE2-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
; X64SSE2-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64SSE2-NEXT: unpcklps {{.*#+}} xmm1 = xmm1[0],xmm2[0],xmm1[1],xmm2[1]
; X64SSE2-NEXT: movlhps {{.*#+}} xmm1 = xmm1[0],xmm0[0]
; X64SSE2-NEXT: movaps {{.*#+}} xmm0 = [4.200000e+01,1.000000e+00,2.000000e+00,3.000000e+00]
; X64SSE2-NEXT: retq
;
; X32SSE4-LABEL: elt6_v8f32:
; X32SSE4: # BB#0:
; X32SSE4-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X32SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0],mem[0],xmm1[2,3]
; X32SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0,1],mem[0],xmm1[3]
; X32SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
; X32SSE4-NEXT: movaps {{.*#+}} xmm0 = [4.200000e+01,1.000000e+00,2.000000e+00,3.000000e+00]
; X32SSE4-NEXT: retl
;
; X64SSE4-LABEL: elt6_v8f32:
; X64SSE4: # BB#0:
; X64SSE4-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0],mem[0],xmm1[2,3]
; X64SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0,1],xmm0[0],xmm1[3]
; X64SSE4-NEXT: insertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
; X64SSE4-NEXT: movaps {{.*#+}} xmm0 = [4.200000e+01,1.000000e+00,2.000000e+00,3.000000e+00]
; X64SSE4-NEXT: retq
;
; X32AVX-LABEL: elt6_v8f32:
; X32AVX: # BB#0:
; X32AVX-NEXT: vmovss {{.*#+}} xmm0 = mem[0],zero,zero,zero
; X32AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0],mem[0],xmm0[2,3]
; X32AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1],mem[0],xmm0[3]
; X32AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1,2],mem[0]
; X32AVX-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X32AVX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0],mem[0],xmm1[2,3]
; X32AVX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1],mem[0],xmm1[3]
; X32AVX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
; X32AVX-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
; X32AVX-NEXT: retl
;
; X64AVX-LABEL: elt6_v8f32:
; X64AVX: # BB#0:
; X64AVX-NEXT: vmovss {{.*#+}} xmm1 = mem[0],zero,zero,zero
; X64AVX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0],mem[0],xmm1[2,3]
; X64AVX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1],mem[0],xmm1[3]
; X64AVX-NEXT: vinsertps {{.*#+}} xmm1 = xmm1[0,1,2],mem[0]
; X64AVX-NEXT: vmovss {{.*#+}} xmm2 = mem[0],zero,zero,zero
; X64AVX-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0],mem[0],xmm2[2,3]
; X64AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm2[0,1],xmm0[0],xmm2[3]
; X64AVX-NEXT: vinsertps {{.*#+}} xmm0 = xmm0[0,1,2],mem[0]
; X64AVX-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
; X64AVX-NEXT: retq
%ins = insertelement <8 x float> <float 42.0, float 1.0, float 2.0, float 3.0, float 4.0, float 5.0, float 6.0, float 7.0>, float %x, i32 6
ret <8 x float> %ins
}
define <8 x i64> @elt5_v8i64(i64 %x) {
; X32SSE-LABEL: elt5_v8i64:
; X32SSE: # BB#0:
; X32SSE-NEXT: movl $4, %eax
; X32SSE-NEXT: movd %eax, %xmm2
; X32SSE-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
; X32SSE-NEXT: punpcklqdq {{.*#+}} xmm2 = xmm2[0],xmm0[0]
; X32SSE-NEXT: movaps {{.*#+}} xmm0 = [42,0,1,0]
; X32SSE-NEXT: movaps {{.*#+}} xmm1 = [2,0,3,0]
; X32SSE-NEXT: movaps {{.*#+}} xmm3 = [6,0,7,0]
; X32SSE-NEXT: retl
;
; X64SSE-LABEL: elt5_v8i64:
; X64SSE: # BB#0:
; X64SSE-NEXT: movq %rdi, %xmm0
; X64SSE-NEXT: movl $4, %eax
; X64SSE-NEXT: movq %rax, %xmm2
; X64SSE-NEXT: punpcklqdq {{.*#+}} xmm2 = xmm2[0],xmm0[0]
; X64SSE-NEXT: movaps {{.*#+}} xmm0 = [42,1]
; X64SSE-NEXT: movaps {{.*#+}} xmm1 = [2,3]
; X64SSE-NEXT: movaps {{.*#+}} xmm3 = [6,7]
; X64SSE-NEXT: retq
;
; X32AVX2-LABEL: elt5_v8i64:
; X32AVX2: # BB#0:
; X32AVX2-NEXT: movl $4, %eax
; X32AVX2-NEXT: vmovd %eax, %xmm0
; X32AVX2-NEXT: vmovq {{.*#+}} xmm1 = mem[0],zero
; X32AVX2-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm0[0],xmm1[0]
; X32AVX2-NEXT: vinserti128 $1, {{\.LCPI.*}}, %ymm0, %ymm1
; X32AVX2-NEXT: vmovaps {{.*#+}} ymm0 = [42,0,1,0,2,0,3,0]
; X32AVX2-NEXT: retl
;
; X64AVX2-LABEL: elt5_v8i64:
; X64AVX2: # BB#0:
; X64AVX2-NEXT: vmovq %rdi, %xmm0
; X64AVX2-NEXT: movl $4, %eax
; X64AVX2-NEXT: vmovq %rax, %xmm1
; X64AVX2-NEXT: vpunpcklqdq {{.*#+}} xmm0 = xmm1[0],xmm0[0]
; X64AVX2-NEXT: vinserti128 $1, {{.*}}(%rip), %ymm0, %ymm1
; X64AVX2-NEXT: vmovaps {{.*#+}} ymm0 = [42,1,2,3]
; X64AVX2-NEXT: retq
;
; X32AVX512F-LABEL: elt5_v8i64:
; X32AVX512F: # BB#0:
; X32AVX512F-NEXT: vmovdqa {{.*#+}} ymm0 = [42,0,1,0,2,0,3,0]
; X32AVX512F-NEXT: movl $4, %eax
; X32AVX512F-NEXT: vmovd %eax, %xmm1
; X32AVX512F-NEXT: vmovq {{.*#+}} xmm2 = mem[0],zero
; X32AVX512F-NEXT: vpunpcklqdq {{.*#+}} xmm1 = xmm1[0],xmm2[0]
; X32AVX512F-NEXT: vinserti128 $1, {{\.LCPI.*}}, %ymm1, %ymm1
; X32AVX512F-NEXT: vinserti64x4 $1, %ymm1, %zmm0, %zmm0
; X32AVX512F-NEXT: retl
;
; X64AVX512F-LABEL: elt5_v8i64:
; X64AVX512F: # BB#0:
; X64AVX512F-NEXT: vmovdqa {{.*#+}} ymm0 = [42,1,2,3]
; X64AVX512F-NEXT: vmovq %rdi, %xmm1
; X64AVX512F-NEXT: movl $4, %eax
; X64AVX512F-NEXT: vmovq %rax, %xmm2
; X64AVX512F-NEXT: vpunpcklqdq {{.*#+}} xmm1 = xmm2[0],xmm1[0]
; X64AVX512F-NEXT: vinserti128 $1, {{.*}}(%rip), %ymm1, %ymm1
; X64AVX512F-NEXT: vinserti64x4 $1, %ymm1, %zmm0, %zmm0
; X64AVX512F-NEXT: retq
%ins = insertelement <8 x i64> <i64 42, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7>, i64 %x, i32 5
ret <8 x i64> %ins
}
define <8 x double> @elt1_v8f64(double %x) {
; X32SSE-LABEL: elt1_v8f64:
; X32SSE: # BB#0:
; X32SSE-NEXT: movsd {{.*#+}} xmm0 = mem[0],zero
; X32SSE-NEXT: movhpd {{.*#+}} xmm0 = xmm0[0],mem[0]
; X32SSE-NEXT: movaps {{.*#+}} xmm1 = [2.000000e+00,3.000000e+00]
; X32SSE-NEXT: movaps {{.*#+}} xmm2 = [4.000000e+00,5.000000e+00]
; X32SSE-NEXT: movaps {{.*#+}} xmm3 = [6.000000e+00,7.000000e+00]
; X32SSE-NEXT: retl
;
; X64SSE-LABEL: elt1_v8f64:
; X64SSE: # BB#0:
; X64SSE-NEXT: movsd {{.*#+}} xmm4 = mem[0],zero
; X64SSE-NEXT: movlhps {{.*#+}} xmm4 = xmm4[0],xmm0[0]
; X64SSE-NEXT: movaps {{.*#+}} xmm1 = [2.000000e+00,3.000000e+00]
; X64SSE-NEXT: movaps {{.*#+}} xmm2 = [4.000000e+00,5.000000e+00]
; X64SSE-NEXT: movaps {{.*#+}} xmm3 = [6.000000e+00,7.000000e+00]
; X64SSE-NEXT: movaps %xmm4, %xmm0
; X64SSE-NEXT: retq
;
; X32AVX2-LABEL: elt1_v8f64:
; X32AVX2: # BB#0:
; X32AVX2-NEXT: vmovsd {{.*#+}} xmm0 = mem[0],zero
; X32AVX2-NEXT: vmovhpd {{.*#+}} xmm0 = xmm0[0],mem[0]
; X32AVX2-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X32AVX2-NEXT: vmovhpd {{.*#+}} xmm1 = xmm1[0],mem[0]
; X32AVX2-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
; X32AVX2-NEXT: vmovaps {{.*#+}} ymm1 = [4.000000e+00,5.000000e+00,6.000000e+00,7.000000e+00]
; X32AVX2-NEXT: retl
;
; X64AVX2-LABEL: elt1_v8f64:
; X64AVX2: # BB#0:
; X64AVX2-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X64AVX2-NEXT: vunpcklpd {{.*#+}} xmm0 = xmm1[0],xmm0[0]
; X64AVX2-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X64AVX2-NEXT: vmovhpd {{.*#+}} xmm1 = xmm1[0],mem[0]
; X64AVX2-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
; X64AVX2-NEXT: vmovaps {{.*#+}} ymm1 = [4.000000e+00,5.000000e+00,6.000000e+00,7.000000e+00]
; X64AVX2-NEXT: retq
;
; X32AVX512F-LABEL: elt1_v8f64:
; X32AVX512F: # BB#0:
; X32AVX512F-NEXT: vmovsd {{.*#+}} xmm0 = mem[0],zero
; X32AVX512F-NEXT: vmovhpd {{.*#+}} xmm0 = xmm0[0],mem[0]
; X32AVX512F-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X32AVX512F-NEXT: vmovhpd {{.*#+}} xmm1 = xmm1[0],mem[0]
; X32AVX512F-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
; X32AVX512F-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X32AVX512F-NEXT: vmovhpd {{.*#+}} xmm1 = xmm1[0],mem[0]
; X32AVX512F-NEXT: vmovsd {{.*#+}} xmm2 = mem[0],zero
; X32AVX512F-NEXT: vmovhpd {{.*#+}} xmm2 = xmm2[0],mem[0]
; X32AVX512F-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm1
; X32AVX512F-NEXT: vinsertf64x4 $1, %ymm0, %zmm1, %zmm0
; X32AVX512F-NEXT: retl
;
; X64AVX512F-LABEL: elt1_v8f64:
; X64AVX512F: # BB#0:
; X64AVX512F-NEXT: vmovsd {{.*#+}} xmm1 = mem[0],zero
; X64AVX512F-NEXT: vmovhpd {{.*#+}} xmm1 = xmm1[0],mem[0]
; X64AVX512F-NEXT: vmovsd {{.*#+}} xmm2 = mem[0],zero
; X64AVX512F-NEXT: vmovhpd {{.*#+}} xmm2 = xmm2[0],mem[0]
; X64AVX512F-NEXT: vinsertf128 $1, %xmm2, %ymm1, %ymm1
; X64AVX512F-NEXT: vmovsd {{.*#+}} xmm2 = mem[0],zero
; X64AVX512F-NEXT: vunpcklpd {{.*#+}} xmm0 = xmm2[0],xmm0[0]
; X64AVX512F-NEXT: vmovsd {{.*#+}} xmm2 = mem[0],zero
; X64AVX512F-NEXT: vmovhpd {{.*#+}} xmm2 = xmm2[0],mem[0]
; X64AVX512F-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
; X64AVX512F-NEXT: vinsertf64x4 $1, %ymm1, %zmm0, %zmm0
; X64AVX512F-NEXT: retq
%ins = insertelement <8 x double> <double 42.0, double 1.0, double 2.0, double 3.0, double 4.0, double 5.0, double 6.0, double 7.0>, double %x, i32 1
ret <8 x double> %ins
}
|
