summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/GlobalISel/x86-select-trap.mir
blob: ea548c296dcaf63fe435ad523cc1a9296893ffeb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=i386-linux-gnu -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s

--- |
  declare void @llvm.trap() #0

  define i32 @trap() #0 {
    tail call void @llvm.trap()
    unreachable
  }

  attributes #0 = { noreturn nounwind }
  attributes #1 = { nounwind }

...
---
name:            trap
alignment:       16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.1 (%ir-block.0):
    ; CHECK-LABEL: name: trap
    ; CHECK: TRAP
    G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.trap)

...
OpenPOWER on IntegriCloud