llvm/test/CodeGen/X86/2008-07-11-SHLBy1.ll


1
2
3
4
5
6
7
8
9
10
11
12
13

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-- | FileCheck %s

define i128 @sl(i128 %x) {
; CHECK-LABEL: sl:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movq %rsi, %rdx
; CHECK-NEXT:    shldq $1, %rdi, %rdx
; CHECK-NEXT:    leaq (%rdi,%rdi), %rax
; CHECK-NEXT:    retq
        %t = shl i128 %x, 1
        ret i128 %t
}