summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC/dform-adjust.ll
blob: e34c4b81e2ff47a7342820ed632ef041af102f2d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:   -mcpu=pwr9 < %s | FileCheck %s
define dso_local i64 @test1(i8* nocapture readonly %p, i32 signext %count) local_unnamed_addr #0 {
; CHECK-LABEL: test1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    li 5, -13
; CHECK-NEXT:    lxvx 0, 3, 5
; CHECK-NEXT:    li 5, 19
; CHECK-NEXT:    lxvx 1, 3, 5
; CHECK-NEXT:    li 5, 3
; CHECK-NEXT:    li 6, 7
; CHECK-NEXT:    li 7, 11
; CHECK-NEXT:    li 8, 15
; CHECK-NEXT:    mfvsrld 9, 0
; CHECK-NEXT:    ldx 5, 3, 5
; CHECK-NEXT:    ldx 6, 3, 6
; CHECK-NEXT:    ldx 7, 3, 7
; CHECK-NEXT:    ldx 3, 3, 8
; CHECK-NEXT:    mffprd 8, 0
; CHECK-NEXT:    mfvsrld 10, 1
; CHECK-NEXT:    mfvsrd 11, 1
; CHECK-NEXT:    mulld 8, 9, 8
; CHECK-NEXT:    mulld 5, 8, 5
; CHECK-NEXT:    mulld 5, 5, 10
; CHECK-NEXT:    mulld 5, 5, 11
; CHECK-NEXT:    mulld 5, 5, 6
; CHECK-NEXT:    mulld 5, 5, 7
; CHECK-NEXT:    maddld 3, 5, 3, 4
; CHECK-NEXT:    blr
entry:
  %add.ptr = getelementptr inbounds i8, i8* %p, i64 -13
  %0 = bitcast i8* %add.ptr to <2 x i64>*
  %1 = load <2 x i64>, <2 x i64>* %0, align 16
  %add.ptr1 = getelementptr inbounds i8, i8* %p, i64 19
  %2 = bitcast i8* %add.ptr1 to <2 x i64>*
  %3 = load <2 x i64>, <2 x i64>* %2, align 16
  %add.ptr3 = getelementptr inbounds i8, i8* %p, i64 3
  %4 = bitcast i8* %add.ptr3 to i64*
  %5 = load i64, i64* %4, align 8
  %add.ptr5 = getelementptr inbounds i8, i8* %p, i64 7
  %6 = bitcast i8* %add.ptr5 to i64*
  %7 = load i64, i64* %6, align 8
  %add.ptr7 = getelementptr inbounds i8, i8* %p, i64 11
  %8 = bitcast i8* %add.ptr7 to i64*
  %9 = load i64, i64* %8, align 8
  %add.ptr9 = getelementptr inbounds i8, i8* %p, i64 15
  %10 = bitcast i8* %add.ptr9 to i64*
  %11 = load i64, i64* %10, align 8
  %vecext = extractelement <2 x i64> %1, i32 1
  %vecext13 = extractelement <2 x i64> %1, i32 0
  %vecext15 = extractelement <2 x i64> %3, i32 0
  %vecext17 = extractelement <2 x i64> %3, i32 1
  %mul = mul i64 %vecext13, %vecext
  %mul10 = mul i64 %mul, %5
  %mul11 = mul i64 %mul10, %vecext15
  %mul12 = mul i64 %mul11, %vecext17
  %mul14 = mul i64 %mul12, %7
  %mul16 = mul i64 %mul14, %9
  %mul18 = mul i64 %mul16, %11
  %conv = sext i32 %count to i64
  %add19 = add i64 %mul18, %conv
  ret i64 %add19
}

define dso_local i64 @test2(i8* nocapture readonly %p, i32 signext %count) local_unnamed_addr #0 {
; CHECK-LABEL: test2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    li 5, 0
; CHECK-NEXT:    ori 6, 5, 40009
; CHECK-NEXT:    ori 7, 5, 40001
; CHECK-NEXT:    ori 5, 5, 40005
; CHECK-NEXT:    ldx 6, 3, 6
; CHECK-NEXT:    ldx 7, 3, 7
; CHECK-NEXT:    ldx 3, 3, 5
; CHECK-NEXT:    mulld 5, 7, 6
; CHECK-NEXT:    maddld 3, 5, 3, 4
; CHECK-NEXT:    blr
entry:
  %add.ptr = getelementptr inbounds i8, i8* %p, i64 40009
  %0 = bitcast i8* %add.ptr to i64*
  %1 = load i64, i64* %0, align 8
  %add.ptr2 = getelementptr inbounds i8, i8* %p, i64 40001
  %2 = bitcast i8* %add.ptr2 to i64*
  %3 = load i64, i64* %2, align 8
  %add.ptr4 = getelementptr inbounds i8, i8* %p, i64 40005
  %4 = bitcast i8* %add.ptr4 to i64*
  %5 = load i64, i64* %4, align 8
  %mul = mul i64 %3, %1
  %mul5 = mul i64 %mul, %5
  %conv = sext i32 %count to i64
  %add6 = add i64 %mul5, %conv
  ret i64 %add6
}

define dso_local i64 @test3(i8* nocapture readonly %p, i32 signext %count) local_unnamed_addr {
; CHECK-LABEL: test3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lis 5, 1
; CHECK-NEXT:    ori 6, 5, 14497
; CHECK-NEXT:    ori 7, 5, 14465
; CHECK-NEXT:    ori 5, 5, 14481
; CHECK-NEXT:    ldx 6, 3, 6
; CHECK-NEXT:    ldx 7, 3, 7
; CHECK-NEXT:    ldx 3, 3, 5
; CHECK-NEXT:    mulld 5, 7, 6
; CHECK-NEXT:    maddld 3, 5, 3, 4
; CHECK-NEXT:    blr
entry:
  %add.ptr = getelementptr inbounds i8, i8* %p, i64 80033
  %0 = bitcast i8* %add.ptr to i64*
  %1 = load i64, i64* %0, align 8
  %add.ptr2 = getelementptr inbounds i8, i8* %p, i64 80001
  %2 = bitcast i8* %add.ptr2 to i64*
  %3 = load i64, i64* %2, align 8
  %add.ptr4 = getelementptr inbounds i8, i8* %p, i64 80017
  %4 = bitcast i8* %add.ptr4 to i64*
  %5 = load i64, i64* %4, align 8
  %mul = mul i64 %3, %1
  %mul5 = mul i64 %mul, %5
  %conv = sext i32 %count to i64
  %add6 = add i64 %mul5, %conv
  ret i64 %add6
}

OpenPOWER on IntegriCloud