summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MIR/X86/subregister-index-operands.mir
blob: 823fcd582df7cd17b73459f6330cacb3f5475f3e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
# RUN: llc -march=x86-64 -start-after machine-sink -stop-after machine-sink -o /dev/null %s 2>&1 | FileCheck %s
# This test ensures that the MIR parser parses and prints subregisters index
# operands correctly.

--- |

  define zeroext i1 @t(i1 %c) {
  entry:
    ret i1 %c
  }

...
---
# CHECK-LABEL: name: t
# CHECK: %0 = INSERT_SUBREG %edi, %al, {{[0-9]+}}
# CHECK: %1 = EXTRACT_SUBREG %eax, {{[0-9]+}}
# CHECK: %ax = REG_SEQUENCE %1, {{[0-9]+}}, %1, {{[0-9]+}}
name:            t
isSSA:           true
tracksRegLiveness: true
registers:
  - { id: 0, class: gr32 }
  - { id: 1, class: gr8 }
body: |
  bb.0.entry:
    liveins: %edi, %eax
    %0 = INSERT_SUBREG %edi, %al, %subreg.sub_8bit
    %1 = EXTRACT_SUBREG %eax, %subreg.sub_8bit_hi
    %ax = REG_SEQUENCE %1, %subreg.sub_8bit, %1, %subreg.sub_8bit_hi
    RETQ %ax
...

OpenPOWER on IntegriCloud